DE69519015T2 - Mehrzustand-Halbleiterspeicheranordnung - Google Patents

Mehrzustand-Halbleiterspeicheranordnung

Info

Publication number
DE69519015T2
DE69519015T2 DE69519015T DE69519015T DE69519015T2 DE 69519015 T2 DE69519015 T2 DE 69519015T2 DE 69519015 T DE69519015 T DE 69519015T DE 69519015 T DE69519015 T DE 69519015T DE 69519015 T2 DE69519015 T2 DE 69519015T2
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
state semiconductor
state
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69519015T
Other languages
English (en)
Other versions
DE69519015D1 (de
Inventor
Toshio Komuro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69519015D1 publication Critical patent/DE69519015D1/de
Publication of DE69519015T2 publication Critical patent/DE69519015T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/565Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using capacitive charge storage elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2211/00Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564Miscellaneous aspects
    • G11C2211/5642Multilevel memory with buffers, latches, registers at input or output
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06Sense amplifiers; Associated circuits, e.g. timing or triggering circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
DE69519015T 1994-12-26 1995-12-21 Mehrzustand-Halbleiterspeicheranordnung Expired - Fee Related DE69519015T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6322661A JPH08180688A (ja) 1994-12-26 1994-12-26 半導体記憶装置

Publications (2)

Publication Number Publication Date
DE69519015D1 DE69519015D1 (de) 2000-11-09
DE69519015T2 true DE69519015T2 (de) 2001-02-15

Family

ID=18146195

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69519015T Expired - Fee Related DE69519015T2 (de) 1994-12-26 1995-12-21 Mehrzustand-Halbleiterspeicheranordnung

Country Status (5)

Country Link
US (1) US5610855A (de)
EP (1) EP0720174B1 (de)
JP (1) JPH08180688A (de)
KR (2) KR100226951B1 (de)
DE (1) DE69519015T2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100224769B1 (ko) * 1995-12-29 1999-10-15 김영환 고속 버스트 리드/라이트 동작에 적합한 데이타 버스 라인 구조를 갖는 반도체 메모리 장치
US5784328A (en) * 1996-12-23 1998-07-21 Lsi Logic Corporation Memory system including an on-chip temperature sensor for regulating the refresh rate of a DRAM array
US8339159B2 (en) 2008-08-13 2012-12-25 Hynix Semiconductor Inc. Input buffer circuit of semiconductor apparatus
KR101053524B1 (ko) 2009-06-08 2011-08-03 주식회사 하이닉스반도체 반도체 버퍼 회로
KR20160074826A (ko) 2014-12-18 2016-06-29 삼성전자주식회사 반도체 장치
CA3030723C (en) 2019-01-21 2024-06-04 Mitchell B. Miller A system and method for bidirectionally based electrical information storage, processing and communication

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06101231B2 (ja) * 1985-10-21 1994-12-12 株式会社日立製作所 半導体多値記憶装置
US4719600A (en) * 1986-02-18 1988-01-12 International Business Machines Corporation Sense circuit for multilevel storage system
JPS63149900A (ja) * 1986-12-15 1988-06-22 Toshiba Corp 半導体メモリ
JPS63195896A (ja) * 1987-02-06 1988-08-12 Mitsubishi Electric Corp 多値記憶ダイナミツクram装置
JPH01171194A (ja) * 1987-12-25 1989-07-06 Nec Ic Microcomput Syst Ltd 半導体記憶装置
JP2795848B2 (ja) * 1988-02-02 1998-09-10 株式会社東芝 半導体記憶装置
JP2573416B2 (ja) * 1990-11-28 1997-01-22 株式会社東芝 半導体記憶装置

Also Published As

Publication number Publication date
US5610855A (en) 1997-03-11
DE69519015D1 (de) 2000-11-09
EP0720174B1 (de) 2000-10-04
KR100226951B1 (ko) 1999-10-15
JPH08180688A (ja) 1996-07-12
EP0720174A3 (de) 1998-01-21
KR960025780A (ko) 1996-07-20
EP0720174A2 (de) 1996-07-03

Similar Documents

Publication Publication Date Title
DE69520902D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69518343D1 (de) Halbleiterspeicheranordnung
DE69603632T2 (de) Halbleiter-Speicheranordnung
DE69521159D1 (de) Halbleiterspeicheranordnung
DE69422901T2 (de) Halbleiterspeicheranordnung
DE69325152D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69512700T2 (de) Halbleiterspeicheranordnung
DE69417712T2 (de) Nichtflüchtige Halbleiter-Speichereinrichtung
DE69615783D1 (de) Halbleiterspeicheranordnung
KR960012510A (ko) 반도체 메모리 장치
DE69606170D1 (de) Halbleiterspeicheranordnung
DE69432846D1 (de) Halbleiterspeichereinrichtung
DE69427443D1 (de) Halbleiterspeicheranordnung
DE69317937T2 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69427835D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69406037T2 (de) Nicht-flüchtige Halbleiterspeicheranordnung
DE69427107D1 (de) Halbleiterspeicheranordnung
DE69521066D1 (de) Halbleiterspeicheranordnung
DE69519015D1 (de) Mehrzustand-Halbleiterspeicheranordnung
DE69423996D1 (de) Halbleiterspeicheranordnung
KR960011705A (ko) 반도체 메모리 장치
DE69420195T2 (de) Halbleiterspeicheranordnung
FI961853A0 (fi) Puolijohdemuistilaite
KR940021284U (ko) 반도체 메모리 장치
KR960032606U (ko) 반도체 메모리장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee