DE69515546D1 - BIMOS integrierte Halbleiterschaltung mit erhöherter Speisespannung - Google Patents

BIMOS integrierte Halbleiterschaltung mit erhöherter Speisespannung

Info

Publication number
DE69515546D1
DE69515546D1 DE69515546T DE69515546T DE69515546D1 DE 69515546 D1 DE69515546 D1 DE 69515546D1 DE 69515546 T DE69515546 T DE 69515546T DE 69515546 T DE69515546 T DE 69515546T DE 69515546 D1 DE69515546 D1 DE 69515546D1
Authority
DE
Germany
Prior art keywords
supply voltage
semiconductor circuit
integrated semiconductor
increased supply
bimos integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69515546T
Other languages
English (en)
Other versions
DE69515546T2 (de
Inventor
Hitoshi Okamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69515546D1 publication Critical patent/DE69515546D1/de
Publication of DE69515546T2 publication Critical patent/DE69515546T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09448Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
DE1995615546 1994-04-18 1995-04-12 BIMOS integrierte Halbleiterschaltung mit erhöherter Speisespannung Expired - Fee Related DE69515546T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6078297A JPH07288463A (ja) 1994-04-18 1994-04-18 BiCMOS半導体集積回路

Publications (2)

Publication Number Publication Date
DE69515546D1 true DE69515546D1 (de) 2000-04-20
DE69515546T2 DE69515546T2 (de) 2000-10-19

Family

ID=13658000

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1995615546 Expired - Fee Related DE69515546T2 (de) 1994-04-18 1995-04-12 BIMOS integrierte Halbleiterschaltung mit erhöherter Speisespannung

Country Status (3)

Country Link
EP (1) EP0678969B1 (de)
JP (1) JPH07288463A (de)
DE (1) DE69515546T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3014025B2 (ja) * 1995-03-30 2000-02-28 日本電気株式会社 BiCMOS論理集積回路
US11073551B2 (en) 2018-08-16 2021-07-27 Taiwan Semiconductor Manufacturing Company Ltd. Method and system for wafer-level testing
US11448692B2 (en) 2018-08-16 2022-09-20 Taiwann Semiconductor Manufacturing Company Ltd. Method and device for wafer-level testing
DE102021106795A1 (de) * 2020-10-16 2022-04-21 Taiwan Semiconductor Manufacturing Company, Ltd. Verfahren und vorrichtung für eine prüfung auf waferebene

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6471325A (en) * 1987-09-11 1989-03-16 Fujitsu Ltd Bipolar cmos inverter
US4794280A (en) * 1988-02-16 1988-12-27 Texas Instruments Incorporated Darlington bicmos driver circuit
JPH02280412A (ja) * 1989-04-20 1990-11-16 Nec Corp バイ・mos半導体集積回路

Also Published As

Publication number Publication date
JPH07288463A (ja) 1995-10-31
EP0678969B1 (de) 2000-03-15
EP0678969A3 (de) 1998-01-28
DE69515546T2 (de) 2000-10-19
EP0678969A2 (de) 1995-10-25

Similar Documents

Publication Publication Date Title
DE69527814T2 (de) Integrierte Halbleiterschaltung mit zwei Versorgungsspannungen
DE69131723T2 (de) Integrierte Schaltung mit verbesserter Speisespannungssteuerung
DE69521393D1 (de) Integrierte Speicherschaltungsanordnung mit Spannungserhöher
DE69637399D1 (de) Grobkörnig strukturierte integrierte Halbleiterschaltung mit Nachschlagtabellen
DE69428336T2 (de) Integrierte Halbleiterschaltungsanordnung
DE69427214D1 (de) Halbleiterspeicheranordnung mit Spannung-Erhöhungsschaltung
DE69904105D1 (de) Spannungserhöhungsschaltung mit begrenzter erhöhter Spannung
DE69415258T2 (de) Hochspannungsversorgungsschaltung
DE69419575D1 (de) Integrierte Halbleiterschaltungsanordnung
DE69011905T2 (de) Geschaltete Speisespannungsschaltung mit Anlaufschaltung.
DE69712138D1 (de) Integrierte Schaltung mit Feldeffekttransistoren
DE68914757T2 (de) Geschaltete Speisespannungsschaltung.
DE69326284D1 (de) Halbleiteranordnung mit anschlusswählender Schaltung
DE68911400T2 (de) Geschaltete Speisespannungsschaltung.
DE69626607T2 (de) Halbleiterspeicheranordnung mit Spannungsgeneratorschaltung
DE69526162T2 (de) Integrierte Halbleiterschaltung mit prüfbaren Blöcken
DE69416355D1 (de) Integrierte Halbleiterschaltungsanordnung
DE68918822D1 (de) Integrierte Schaltung mit verminderter Versorgungsspannung.
DE69515546T2 (de) BIMOS integrierte Halbleiterschaltung mit erhöherter Speisespannung
DE69626704D1 (de) Halbleiterhochspannungskurzschlussschaltung
DE69427025D1 (de) Doppelquellenspannungsversorgungsschaltung
DE69116451T2 (de) Integrierte Schaltung mit mitintegrierter Speisespannungsherabsetzung
DE59811689D1 (de) Integrierte Halbleiterschaltung mit wenigstens zwei Versorgungsnetzen
DE69730266D1 (de) Kundenspezifische integrierte Halbleiterschaltung mit Silizium-auf-Isolatorstruktur
KR970046583U (ko) 집적회로의 전압공급장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee