DE69427334T2 - Direktspeicherzugriffssteuerung - Google Patents

Direktspeicherzugriffssteuerung

Info

Publication number
DE69427334T2
DE69427334T2 DE69427334T DE69427334T DE69427334T2 DE 69427334 T2 DE69427334 T2 DE 69427334T2 DE 69427334 T DE69427334 T DE 69427334T DE 69427334 T DE69427334 T DE 69427334T DE 69427334 T2 DE69427334 T2 DE 69427334T2
Authority
DE
Germany
Prior art keywords
memory access
access controller
direct memory
direct
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69427334T
Other languages
English (en)
Other versions
DE69427334D1 (de
Inventor
Douglas D Gephardt
Dan S Mudgett
James R Macdonald
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of DE69427334D1 publication Critical patent/DE69427334D1/de
Application granted granted Critical
Publication of DE69427334T2 publication Critical patent/DE69427334T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE69427334T 1993-10-29 1994-09-09 Direktspeicherzugriffssteuerung Expired - Lifetime DE69427334T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/145,375 US5561821A (en) 1993-10-29 1993-10-29 System for performing I/O access and memory access by driving address of DMA configuration registers and memory address stored therein respectively on local bus

Publications (2)

Publication Number Publication Date
DE69427334D1 DE69427334D1 (de) 2001-07-05
DE69427334T2 true DE69427334T2 (de) 2002-05-02

Family

ID=22512823

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69427334T Expired - Lifetime DE69427334T2 (de) 1993-10-29 1994-09-09 Direktspeicherzugriffssteuerung

Country Status (4)

Country Link
US (1) US5561821A (de)
EP (1) EP0653711B1 (de)
JP (1) JPH07182276A (de)
DE (1) DE69427334T2 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08110886A (ja) * 1994-10-07 1996-04-30 Ricoh Co Ltd Ｄｍａコントローラ及びファクシミリ装置
JP3581727B2 (ja) * 1994-11-11 2004-10-27 株式会社日立製作所 ディスクアレイコントローラ及びディスクアレイ装置
US5835785A (en) * 1994-11-14 1998-11-10 Motorola, Inc. Multiplexed three line synchronous/full-duplex asychronous data bus and method therefor
US5729762A (en) * 1995-04-21 1998-03-17 Intel Corporation Input output controller having interface logic coupled to DMA controller and plurality of address lines for carrying control information to DMA agent
JPH096720A (ja) * 1995-06-15 1997-01-10 Canon Inc 情報伝送方法および情報伝送システム
US5754806A (en) * 1995-11-03 1998-05-19 Holtek Microelectronics, Inc. Memory table look-up device and method
US5758188A (en) * 1995-11-21 1998-05-26 Quantum Corporation Synchronous DMA burst transfer protocol having the peripheral device toggle the strobe signal such that data is latched using both edges of the strobe signal
US5774680A (en) * 1995-12-11 1998-06-30 Compaq Computer Corporation Interfacing direct memory access devices to a non-ISA bus
KR0160193B1 (ko) * 1995-12-30 1998-12-15 김광호 직접메모리접근 제어장치
US5799211A (en) * 1996-03-22 1998-08-25 General Electric Company Shift register having latch cell operable in serial-in/parallel-out and parallel-in/serial-out modes in response to a sequence of commands for controlling appropriate switches
US5905912A (en) * 1996-04-08 1999-05-18 Vlsi Technology, Inc. System for implementing peripheral device bus mastering in a computer using a list processor for asserting and receiving control signals external to the DMA controller
US5774743A (en) * 1996-04-08 1998-06-30 Vlsi Technology, Inc. System for implementing peripheral device bus mastering in mobile computer via micro-controller for programming DMA controller, generating and sending command signals, and receiving completion status
US5809333A (en) * 1996-04-08 1998-09-15 Vlsi Technology, Inc. System for implementing peripheral device bus mastering in desktop PC via hardware state machine for programming DMA controller, generating command signals and receiving completion status
US5901293A (en) * 1996-06-25 1999-05-04 Claxton; Daniel Dean Bus interface controller for serially-accessed variable-access-time memory device
US5933654A (en) * 1996-09-24 1999-08-03 Allen-Bradley Company, Llc Dynamic buffer fracturing by a DMA controller
US6058474A (en) * 1997-01-24 2000-05-02 Texas Instruments Incorporated Method and apparatus for DMA boot loading a microprocessor without an internal ROM
US6055583A (en) * 1997-03-27 2000-04-25 Mitsubishi Semiconductor America, Inc. DMA controller with semaphore communication protocol
US6119189A (en) * 1997-09-24 2000-09-12 Intel Corporation Bus master transactions on a low pin count bus
US5991841A (en) * 1997-09-24 1999-11-23 Intel Corporation Memory transactions on a low pin count bus
US6157970A (en) * 1997-09-24 2000-12-05 Intel Corporation Direct memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel number
US6073233A (en) * 1997-10-08 2000-06-06 Cisco Technology, Inc. Method and apparatus for distributing and accessing configuration registers
US6662234B2 (en) 1998-03-26 2003-12-09 National Semiconductor Corporation Transmitting data from a host computer in a reduced power state by an isolation block that disconnects the media access control layer from the physical layer
US6504854B1 (en) 1998-04-10 2003-01-07 International Business Machines Corporation Multiple frequency communications
DE19911538C1 (de) * 1999-03-16 2000-11-23 Daimler Chrysler Ag Vorrichtung zur Veränderung der Übersetzung eines kontinuierlich verstellbaren Getriebes als Bestandteil einer Fahrgeschwindigkeitsregelung für Kraftfahrzeuge
WO2002084498A1 (en) * 2001-04-11 2002-10-24 Chelsio Communications, Inc. Reduced-overhead dma
US6834313B1 (en) * 2001-06-19 2004-12-21 Advanced Micro Devices, Inc. Performing a two-step read on a MAC register in a home network as an atomic read
US7130933B2 (en) * 2002-07-24 2006-10-31 Intel Corporation Method, system, and program for handling input/output commands
US6820140B2 (en) 2002-07-24 2004-11-16 Intel Corporation Method, system, and program for returning data to read requests received over a bus
US6801963B2 (en) 2002-07-24 2004-10-05 Intel Corporation Method, system, and program for configuring components on a bus for input/output operations
JP2004280191A (ja) * 2003-03-12 2004-10-07 Matsushita Electric Ind Co Ltd データ転送制御方法および装置
MY137746A (en) * 2004-12-06 2009-03-31 Intel Corp System, apparatus, and method to increase information transfer across clock domains
EP1715427B1 (de) * 2005-04-22 2008-02-27 Infineon Technologies AG System und Verfahren zum Zusammenbau und Zerlegung von Datenpaketen
JP4229242B2 (ja) * 2005-04-28 2009-02-25 インターナショナル・ビジネス・マシーンズ・コーポレーション ダイレクトメモリアクセスコントローラ
CN114328322B (zh) * 2022-03-17 2022-08-05 之江实验室 一种可配置功能模式的dma控制器运行方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4815034A (en) * 1981-03-18 1989-03-21 Mackey Timothy I Dynamic memory address system for I/O devices
JPS6324343A (ja) * 1986-07-16 1988-02-01 Fujitsu Ltd Ｉ／ｏアドレスデコ−ド方式
US5077664A (en) * 1988-03-08 1991-12-31 Fujitsu Limited Direct memory access controller
US5287457A (en) * 1989-01-13 1994-02-15 International Business Machines Corporation Computer system DMA transfer
US5369767A (en) * 1989-05-17 1994-11-29 International Business Machines Corp. Servicing interrupt requests in a data processing system without using the services of an operating system
JPH03156554A (ja) * 1989-11-14 1991-07-04 Hitachi Ltd データ転送制御方式
US5297242A (en) * 1989-12-15 1994-03-22 Nec Corporation DMA controller performing data transfer by 2-bus cycle transfer manner

Also Published As

Publication number Publication date
DE69427334D1 (de) 2001-07-05
US5561821A (en) 1996-10-01
JPH07182276A (ja) 1995-07-21
EP0653711B1 (de) 2001-05-30
EP0653711A1 (de) 1995-05-17

Similar Documents

Publication Publication Date Title
DE69427334T2 (de) Direktspeicherzugriffssteuerung
EP0486145A3 (en) Direct memory access controller
DE69329788T2 (de) Direktzugriffspeicherentwurf
DE69333796D1 (de) Halbleiterspeicher
DE69312828D1 (de) Zugriffsteuerungsverfahren
DE69522294T2 (de) Direktspeicherzugriff-Emulation
DE69427512T2 (de) Direktspeicherzugriffssteuerung
DE68925048D1 (de) Direktspeicherzugriffssteuerung
DE69416538T2 (de) Assoziativspeicher
DE69406628T2 (de) Zugangskontrollsystem
DE68927015D1 (de) Direktspeicherzugriffssteuerung
DE69616626T2 (de) Direktspeicherzugriffssteuerung
DE69422453D1 (de) Doppelzugriffspeicher
DE69227433D1 (de) Speicherzugriffseinrichtung
DE69331457T2 (de) Serieller Zugriffspeicher
DE69327125D1 (de) Halbleiterspeicher
DE69224489D1 (de) Speicherzugriffssteuerung
DE69417077D1 (de) Festwertspeicher
DE69726210D1 (de) Direktspeicherzugriffssteuerwerk
KR940003042A (ko) 반도체 기억장치
DE69425110T2 (de) Serieller Zugriffspeicher
DE69409146T2 (de) Dynamischer Direktzugriffhalbleiterspeicher
DE59306294D1 (de) Speicher-einrichtung
KR940027367U (ko) 공통 메모리 액세스 제어장치
KR950021951U (ko) 메모리 억세스 제어 시스템

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: GLOBALFOUNDRIES INC. MAPLES CORPORATE SERVICES, KY