DE69424630D1 - Fehlerkorrekturschaltung - Google Patents

Fehlerkorrekturschaltung

Info

Publication number
DE69424630D1
DE69424630D1 DE69424630T DE69424630T DE69424630D1 DE 69424630 D1 DE69424630 D1 DE 69424630D1 DE 69424630 T DE69424630 T DE 69424630T DE 69424630 T DE69424630 T DE 69424630T DE 69424630 D1 DE69424630 D1 DE 69424630D1
Authority
DE
Germany
Prior art keywords
error correction
correction circuit
circuit
error
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69424630T
Other languages
English (en)
Other versions
DE69424630T2 (de
Inventor
Masayuki Takada
Osamu Yamada
Toru Kuroda
Koichi Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Conlux Co Ltd
Japan Broadcasting Corp
Original Assignee
Nippon Conlux Co Ltd
Japan Broadcasting Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Conlux Co Ltd, Japan Broadcasting Corp filed Critical Nippon Conlux Co Ltd
Publication of DE69424630D1 publication Critical patent/DE69424630D1/de
Application granted granted Critical
Publication of DE69424630T2 publication Critical patent/DE69424630T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
    • G11B20/1426—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1866—Error detection or correction; Testing, e.g. of drop-outs by interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/31—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining coding for error detection or correction and efficient use of the spectrum
DE69424630T 1993-11-29 1994-11-23 Fehlerkorrekturschaltung Expired - Fee Related DE69424630T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29834593A JP3170123B2 (ja) 1993-11-29 1993-11-29 誤り訂正回路

Publications (2)

Publication Number Publication Date
DE69424630D1 true DE69424630D1 (de) 2000-06-29
DE69424630T2 DE69424630T2 (de) 2000-09-07

Family

ID=17858477

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69424630T Expired - Fee Related DE69424630T2 (de) 1993-11-29 1994-11-23 Fehlerkorrekturschaltung

Country Status (9)

Country Link
US (1) US5574735A (de)
EP (1) EP0655738B1 (de)
JP (1) JP3170123B2 (de)
KR (1) KR100233969B1 (de)
CN (1) CN1048573C (de)
AU (1) AU677723B2 (de)
CA (1) CA2136058C (de)
DE (1) DE69424630T2 (de)
TW (1) TW255961B (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6639262B2 (en) 1993-12-10 2003-10-28 Symetrix Corporation Metal oxide integrated circuit on silicon germanium substrate
WO1999012265A1 (fr) * 1997-09-02 1999-03-11 Sony Corporation Codeur/decodeur turbo et procede de codage/decodage turbo
JP3450756B2 (ja) * 1999-09-08 2003-09-29 松下電器産業株式会社 誤り訂正方法および誤り訂正装置
US20060059365A1 (en) * 1999-12-06 2006-03-16 Bsi2000, Inc. Facility security with optical cards
JP3570324B2 (ja) * 2000-02-02 2004-09-29 日本電気株式会社 記憶装置及びそれを用いた記憶システム並びにそれらに用いるエラー発生通知方法
US20050197945A1 (en) * 2004-02-12 2005-09-08 Bsi2000, Inc. Optical banking card
US20050237338A1 (en) * 2004-04-26 2005-10-27 Bsi2000, Inc. Embedded holograms on optical cards
US20050247776A1 (en) * 2004-05-04 2005-11-10 Bsi2000, Inc. Authenticating optical-card reader
US20060039249A1 (en) * 2004-08-18 2006-02-23 Bsi2000,Inc. Systems and methods for reading optical-card data
KR101317039B1 (ko) 2007-03-30 2013-10-11 삼성전자주식회사 디코딩 장치 및 방법
US8276043B2 (en) 2008-03-01 2012-09-25 Kabushiki Kaisha Toshiba Memory system
JP5293360B2 (ja) * 2009-04-10 2013-09-18 富士通株式会社 復調装置
CN112929032A (zh) * 2021-01-26 2021-06-08 Tcl华星光电技术有限公司 数据编码方法、装置、存储介质及计算机设备

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3775746A (en) * 1972-05-19 1973-11-27 Ibm Method and apparatus for detecting odd numbers of errors and burst errors of less than a predetermined length in scrambled digital sequences
NL8403818A (nl) * 1984-12-17 1986-07-16 Philips Nv Werkwijze en inrichting voor het decoderen van door een reed-solomon-code beschermde informatiestroom.
JP2563389B2 (ja) * 1987-11-13 1996-12-11 松下電器産業株式会社 誤り検出訂正方法
US4829523A (en) * 1987-11-18 1989-05-09 Zenith Electronics Corporation Error masking in digital signal transmission
JPH01208769A (ja) * 1988-02-16 1989-08-22 Csk Corp バーストエラー訂正装置
JPH0581774A (ja) * 1991-09-20 1993-04-02 Olympus Optical Co Ltd 情報記録再生装置
US5319504A (en) * 1992-02-28 1994-06-07 Ampex Systems Corporation Method and apparatus for marking a data block defective and re-recording data block in successive regions
US5379305A (en) * 1992-07-20 1995-01-03 Digital Equipment Corporation Error correction system with selectable error correction capabilities
US5835509A (en) * 1994-10-24 1998-11-10 Sony Corporation Method of and apparatus for recording and reproducing data and transmitting data

Also Published As

Publication number Publication date
AU7907994A (en) 1995-06-08
EP0655738A2 (de) 1995-05-31
JPH07154270A (ja) 1995-06-16
KR100233969B1 (ko) 1999-12-15
EP0655738B1 (de) 2000-05-24
CA2136058A1 (en) 1995-05-30
KR950015345A (ko) 1995-06-16
JP3170123B2 (ja) 2001-05-28
CN1048573C (zh) 2000-01-19
TW255961B (de) 1995-09-01
AU677723B2 (en) 1997-05-01
CN1122941A (zh) 1996-05-22
EP0655738A3 (de) 1997-03-12
DE69424630T2 (de) 2000-09-07
CA2136058C (en) 1998-04-14
US5574735A (en) 1996-11-12

Similar Documents

Publication Publication Date Title
DE69328318D1 (de) Fehlerkorrekturschaltung
DE68924944D1 (de) Fehlerkorrekturschaltung.
DE69625010T2 (de) Gammakorrekturschaltung
DE68922433D1 (de) Aporturkorrekturschaltung.
DE69418259T2 (de) Signalkorrektur
DE69424630T2 (de) Fehlerkorrekturschaltung
DE69521097T2 (de) Fehlerkorrekturgerät
DE69214705D1 (de) Fehlerkorrektursystem
DE69410836T2 (de) Schaltkreis
KR950007550U (ko) 윤곽 보정회로
KR950009914U (ko) 콘버젼스 보정회로
KR950016000U (ko) 수평 콘버젼스 보정회로
KR950002469U (ko) 캡션에러제거회로
KR950010390U (ko) 핀쿠션 보정회로
KR950026092U (ko) 컨버젼스 보정회로
DE69313257D1 (de) Schaltung
KR930011657U (ko) 휘도변화 보정회로
DE9309825U1 (de) Schaltungsanordnung
KR950022028U (ko) 수평사이즈 보정회로
KR940002221U (ko) 콘버젼스 보정회로
KR920016019U (ko) 윤곽보정회로
KR940023438U (ko) 리던던시 회로
KR930022550U (ko) 윤곽보정 회로
KR950016004U (ko) 수평윤곽 보정량 보정회로
KR950022097U (ko) 휘도차 보정회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee