DE69333890D1 - Verfahren und Gerät zur Verbindungsprüfung eines elektronischen Geräts - Google Patents

Verfahren und Gerät zur Verbindungsprüfung eines elektronischen Geräts

Info

Publication number
DE69333890D1
DE69333890D1 DE69333890T DE69333890T DE69333890D1 DE 69333890 D1 DE69333890 D1 DE 69333890D1 DE 69333890 T DE69333890 T DE 69333890T DE 69333890 T DE69333890 T DE 69333890T DE 69333890 D1 DE69333890 D1 DE 69333890D1
Authority
DE
Germany
Prior art keywords
data
boundary scan
test mode
fetching
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69333890T
Other languages
English (en)
Other versions
DE69333890T2 (de
Inventor
Koji Okumoto
Katsumi Matsuno
Toru Shiono
Toshitaka Senuma
Tokuya Fukuda
Shinji Takada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP17005492A external-priority patent/JP3516458B2/ja
Priority claimed from JP4154090A external-priority patent/JPH05322977A/ja
Application filed by Sony Corp filed Critical Sony Corp
Publication of DE69333890D1 publication Critical patent/DE69333890D1/de
Application granted granted Critical
Publication of DE69333890T2 publication Critical patent/DE69333890T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318583—Design for test
    • G01R31/318586—Design for test with partial scan or non-scannable parts
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
DE69333890T 1992-05-18 1993-05-18 Verfahren und Gerät zur Verbindungsprüfung eines elektronischen Geräts Expired - Fee Related DE69333890T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP17005492 1992-05-18
JP17005492A JP3516458B2 (ja) 1992-05-18 1992-05-18 電子装置の検査方法
JP15409092 1992-05-22
JP4154090A JPH05322977A (ja) 1992-05-22 1992-05-22 電子装置の検査方法

Publications (2)

Publication Number Publication Date
DE69333890D1 true DE69333890D1 (de) 2005-12-01
DE69333890T2 DE69333890T2 (de) 2006-07-27

Family

ID=26482506

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69333890T Expired - Fee Related DE69333890T2 (de) 1992-05-18 1993-05-18 Verfahren und Gerät zur Verbindungsprüfung eines elektronischen Geräts

Country Status (3)

Country Link
US (1) US5471481A (de)
EP (1) EP0571179B1 (de)
DE (1) DE69333890T2 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6006343A (en) * 1993-07-30 1999-12-21 Texas Instruments Incorporated Method and apparatus for streamlined testing of electrical circuits
JP3610095B2 (ja) * 1993-07-30 2005-01-12 テキサス インスツルメンツ インコーポレイテツド 電気回路のストリームライン化（Ｓｔｒｅａｍｌｉｎｅｄ）された同時試験方法と装置
US5574853A (en) * 1994-01-03 1996-11-12 Texas Instruments Incorporated Testing integrated circuit designs on a computer simulation using modified serialized scan patterns
US5636227A (en) * 1994-07-08 1997-06-03 Advanced Risc Machines Limited Integrated circuit test mechansim and method
US5732091A (en) * 1994-11-21 1998-03-24 Texas Instruments Incorporated Self initializing and correcting shared resource boundary scan with output latching
US5715254A (en) * 1994-11-21 1998-02-03 Texas Instruments Incorporated Very low overhead shared resource boundary scan design
US6055659A (en) * 1999-02-26 2000-04-25 Texas Instruments Incorporated Boundary scan with latching output buffer and weak input buffer
JP3614993B2 (ja) * 1996-09-03 2005-01-26 株式会社ルネサステクノロジ テスト回路
EP0862063A1 (de) * 1997-02-27 1998-09-02 Siemens Aktiengesellschaft Schnittstellen-Steuerung einer Test-Schnittstelle
US6041427A (en) * 1997-10-27 2000-03-21 Vlsi Technology Scan testable circuit arrangement
US6405335B1 (en) 1998-02-25 2002-06-11 Texas Instruments Incorporated Position independent testing of circuits
US5968196A (en) * 1998-04-21 1999-10-19 Atmel Corporation Configuration control in a programmable logic device using non-volatile elements
US6260164B1 (en) * 1998-07-31 2001-07-10 International Business Machines Corporation SRAM that can be clocked on either clock phase
US6256760B1 (en) * 1998-11-13 2001-07-03 Nortel Networks Limited Automatic test equipment scan test enhancement
JP4294159B2 (ja) * 1999-05-06 2009-07-08 株式会社ルネサステクノロジ 半導体集積回路装置
KR100611954B1 (ko) * 1999-07-08 2006-08-11 삼성전자주식회사 고밀도 디스크를 위한 에러 정정방법
US6430718B1 (en) * 1999-08-30 2002-08-06 Cypress Semiconductor Corp. Architecture, circuitry and method for testing one or more integrated circuits and/or receiving test information therefrom
US6779145B1 (en) * 1999-10-01 2004-08-17 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6530047B1 (en) * 1999-10-01 2003-03-04 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6728915B2 (en) 2000-01-10 2004-04-27 Texas Instruments Incorporated IC with shared scan cells selectively connected in scan path
US6728814B2 (en) * 2000-02-09 2004-04-27 Raytheon Company Reconfigurable IEEE 1149.1 bus interface
US6769080B2 (en) 2000-03-09 2004-07-27 Texas Instruments Incorporated Scan circuit low power adapter with counter
TW556333B (en) * 2001-09-14 2003-10-01 Fujitsu Ltd Semiconductor device
US7231567B2 (en) * 2004-02-27 2007-06-12 Via Telecom Co., Ltd. Method and/or apparatus for performing static timing analysis on a chip in scan mode with multiple scan clocks
DE102004014242B4 (de) * 2004-03-24 2014-05-28 Qimonda Ag Integrierter Baustein mit mehreren voneinander getrennten Substraten
DE102004058328A1 (de) * 2004-12-02 2006-06-08 Framatome Anp Gmbh Regeleinrichtung
US7827452B2 (en) * 2007-08-24 2010-11-02 Verigy (Singapore) Pte. Ltd. Error catch RAM support using fan-out/fan-in matrix
US8384410B1 (en) 2007-08-24 2013-02-26 Advantest (Singapore) Pte Ltd Parallel test circuit with active devices
US7928755B2 (en) * 2008-02-21 2011-04-19 Verigy (Singapore) Pte. Ltd. Methods and apparatus that selectively use or bypass a remote pin electronics block to test at least one device under test
US8242796B2 (en) * 2008-02-21 2012-08-14 Advantest (Singapore) Pte Ltd Transmit/receive unit, and methods and apparatus for transmitting signals between transmit/receive units
NL1037457C2 (en) * 2009-11-10 2011-05-12 Jtag Technologies Bv A method of and an arrangement for testing connections on a printed circuit board.
NL2006759C2 (en) 2011-05-10 2012-11-13 Jtag Technologies Bv A method of and an arrangement for automatically measuring electric connections of electronic circuit arrangements mounted on printed circuit boards.
US8855962B2 (en) * 2012-02-22 2014-10-07 Freescale Semiconductor, Inc. System for testing electronic circuits
US9791505B1 (en) * 2016-04-29 2017-10-17 Texas Instruments Incorporated Full pad coverage boundary scan

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3030299A1 (de) * 1980-08-09 1982-04-08 Ibm Deutschland Gmbh, 7000 Stuttgart Schieberegister fuer pruef- und test-zwecke
US4519078A (en) * 1982-09-29 1985-05-21 Storage Technology Corporation LSI self-test method
US4503537A (en) * 1982-11-08 1985-03-05 International Business Machines Corporation Parallel path self-testing system
JPS60223250A (ja) * 1984-04-19 1985-11-07 Toshiba Corp 情報伝送装置
GB8432533D0 (en) * 1984-12-21 1985-02-06 Plessey Co Plc Integrated circuits
US4710931A (en) * 1985-10-23 1987-12-01 Texas Instruments Incorporated Partitioned scan-testing system
NL192801C (nl) * 1986-09-10 1998-02-03 Philips Electronics Nv Werkwijze voor het testen van een drager met meerdere digitaal-werkende geïntegreerde schakelingen, geïntegreerde schakeling geschikt voor het aanbrengen op een aldus te testen drager, en drager voorzien van meerdere van zulke geïntegreerde schakelingen.
US4872169A (en) * 1987-03-06 1989-10-03 Texas Instruments Incorporated Hierarchical scan selection
US4860290A (en) * 1987-06-02 1989-08-22 Texas Instruments Incorporated Logic circuit having individually testable logic modules
US4847800A (en) * 1987-10-23 1989-07-11 Control Data Corporation Input register for test operand generation
NL8801362A (nl) * 1988-05-27 1989-12-18 Philips Nv Elektronische module bevattende een eerste substraatelement met een funktioneel deel, alsmede een tweede substraatelement voor het testen van een interkonnektiefunktie, voet bevattende zo een tweede substraatelement, substraatelement te gebruiken als zo een tweede substraatelement en elektronisch apparaat bevattende een plaat met gedrukte bedrading en ten minste twee zulke elektronische modules.
KR910005615B1 (ko) * 1988-07-18 1991-07-31 삼성전자 주식회사 프로그래머블 순차코오드 인식회로
US5029166A (en) * 1989-05-31 1991-07-02 At&T Bell Laboratories Method and apparatus for testing circuit boards
JP2561164B2 (ja) * 1990-02-26 1996-12-04 三菱電機株式会社 半導体集積回路
NL9001333A (nl) * 1990-06-13 1992-01-02 Philips Nv Werkwijze voor het besturen van een zelftest in een dataverwerkend systeem en dataverwerkend systeem geschikt voor deze werkwijze.
US5321277A (en) * 1990-12-31 1994-06-14 Texas Instruments Incorporated Multi-chip module testing
US5285152A (en) * 1992-03-23 1994-02-08 Ministar Peripherals International Limited Apparatus and methods for testing circuit board interconnect integrity
US5270642A (en) * 1992-05-15 1993-12-14 Hewlett-Packard Company Partitioned boundary-scan testing for the reduction of testing-induced damage

Also Published As

Publication number Publication date
EP0571179A3 (en) 1997-09-17
EP0571179B1 (de) 2005-10-26
DE69333890T2 (de) 2006-07-27
US5471481A (en) 1995-11-28
EP0571179A2 (de) 1993-11-24

Similar Documents

Publication Publication Date Title
DE69333890D1 (de) Verfahren und Gerät zur Verbindungsprüfung eines elektronischen Geräts
EP0665498A3 (de) Verfahren und Einrichtung zur partiellen Abtastprüfung eines Gerätes mit Hilfe seines Boundary-Scan-Ports.
ATE202863T1 (de) Vorrichtung und verfahren zur automatischen messung und zum feststellen von spannungsübertragungsmodus
DE69330042D1 (de) Elektronische Steuerschaltungen für ein aktives Matrix-Bauelement und Verfahren zur Selbstprüfung und Programmierung solcher Schaltungen
EP0987632A4 (de) Schnittstellenabtastungselement und kommunikationsvorrichtung die dieses verwendet
EP0352040A3 (de) Gerät zur automatischen schaltungsinternen Prüfung von Teilnehmerschaltungen und Verfahren
EP0554118A3 (en) Testing integrated circuits
DE69026809T2 (de) Verfahren zur Treibersteuerung integrierter Schaltungen während der Prüfung
DE59408305D1 (de) Mess- und Experimentiersystem zur Erfassung und Bewertung des EMV-Verhaltens elektrischer Geräte, Baugruppen und Schaltungen
DE3587686T2 (de) Verfahren zum einstellen elektronischer schaltungen.
TW235355B (de)
DE69021105T2 (de) Verfahren und Gerät zur Prüfung von integrierten Schaltungen mit hoher Geschwindigkeit.
DE69633713D1 (de) Verfahren und Vorrichtung zur Prüfung von integrierten Schaltungen
US4623231A (en) System for automatically setting film sensitivity in camera
DK0603692T3 (da) Fremgangsmåde til automatisk kontrol af omstillings- og overføringsprocesser i et telekommunikationsnet samt en svarstation til gennemførelse af fremgangsmåden
EP1083435A3 (de) Testvorrichtung für integrierte Schaltungen
DE69132109D1 (de) Verfahren zum Betrieb eines Geräts zur Erleichterung von Kommunikationen
EP0354487A3 (de) Elektronische digitale Schalt- und/oder Regelvorrichtung, insbesondere Schaltuhr
JPS6432765A (en) Image binarization device
EP0110555A2 (de) Zustandsvariable Filter
SE8302103L (sv) Styranordning for informationssignaler
DK459789A (da) Metode og apparat til lokalisering af kortslutninger imellem kredsloeb
DK0453758T3 (da) System indeholdende integrerede kradsløb til afprøvning af trykte kredsløb og anvendelse af dette system til afprøvning af et sådant trykt kredsløb
EP0113082A3 (de) Vorrichtung zum Empfang optischer Signale
JPS6486674A (en) Image input device

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee