DE69227267T2 - Datencache-Speicher und Verfahren zur Speicherfehlerbehandlung während Zurückschreiben - Google Patents
Datencache-Speicher und Verfahren zur Speicherfehlerbehandlung während ZurückschreibenInfo
- Publication number
- DE69227267T2 DE69227267T2 DE69227267T DE69227267T DE69227267T2 DE 69227267 T2 DE69227267 T2 DE 69227267T2 DE 69227267 T DE69227267 T DE 69227267T DE 69227267 T DE69227267 T DE 69227267T DE 69227267 T2 DE69227267 T2 DE 69227267T2
- Authority
- DE
- Germany
- Prior art keywords
- data
- data cache
- memory
- processor
- write buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
- G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/650,681 US5295259A (en) | 1991-02-05 | 1991-02-05 | Data cache and method for handling memory errors during copy-back |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69227267D1 DE69227267D1 (de) | 1998-11-19 |
DE69227267T2 true DE69227267T2 (de) | 1999-06-10 |
Family
ID=24609860
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69227267T Expired - Fee Related DE69227267T2 (de) | 1991-02-05 | 1992-01-02 | Datencache-Speicher und Verfahren zur Speicherfehlerbehandlung während Zurückschreiben |
Country Status (6)
Country | Link |
---|---|
US (1) | US5295259A (de) |
EP (1) | EP0498520B1 (de) |
JP (1) | JPH04336641A (de) |
AT (1) | ATE172310T1 (de) |
DE (1) | DE69227267T2 (de) |
ES (1) | ES2121818T3 (de) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ATE149713T1 (de) * | 1992-11-04 | 1997-03-15 | Siemens Ag | Anordnung mit mehreren aktiven und passiven busteilnehmern |
US5479636A (en) * | 1992-11-16 | 1995-12-26 | Intel Corporation | Concurrent cache line replacement method and apparatus in microprocessor system with write-back cache memory |
US5594863A (en) * | 1995-06-26 | 1997-01-14 | Novell, Inc. | Method and apparatus for network file recovery |
TW379298B (en) * | 1996-09-30 | 2000-01-11 | Toshiba Corp | Memory updating history saving device and memory updating history saving method |
JP3489967B2 (ja) | 1997-06-06 | 2004-01-26 | 松下電器産業株式会社 | 半導体記憶装置及びキャッシュメモリ装置 |
US20050240806A1 (en) * | 2004-03-30 | 2005-10-27 | Hewlett-Packard Development Company, L.P. | Diagnostic memory dump method in a redundant processor |
US7441081B2 (en) * | 2004-12-29 | 2008-10-21 | Lsi Corporation | Write-back caching for disk drives |
EP2073553A1 (de) * | 2007-12-21 | 2009-06-24 | Thomson Licensing | Verfahren und Vorrichtung zur Entblockungsfilterung eines Videobildes |
US20130166251A1 (en) * | 2011-12-23 | 2013-06-27 | Robert A. Latimer | Particle monitoring with secure data logging |
JP5800058B2 (ja) * | 2014-05-26 | 2015-10-28 | 富士通株式会社 | 情報処理装置、制御方法および制御プログラム |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4392200A (en) * | 1980-01-28 | 1983-07-05 | Digital Equipment Corporation | Cached multiprocessor system with pipeline timing |
US4523275A (en) * | 1980-11-14 | 1985-06-11 | Sperry Corporation | Cache/disk subsystem with floating entry |
US4933835A (en) * | 1985-02-22 | 1990-06-12 | Intergraph Corporation | Apparatus for maintaining consistency of a cache memory with a primary memory |
US5025366A (en) * | 1988-01-20 | 1991-06-18 | Advanced Micro Devices, Inc. | Organization of an integrated cache unit for flexible usage in cache system design |
US5065354A (en) * | 1988-09-16 | 1991-11-12 | Compaq Computer Corporation | Queued posted-write disk write method with improved error handling |
US4995041A (en) * | 1989-02-03 | 1991-02-19 | Digital Equipment Corporation | Write back buffer with error correcting capabilities |
DE3912705C2 (de) * | 1989-04-18 | 1996-06-20 | Siemens Nixdorf Inf Syst | Verfahren und Anordnung zur Steuerung des Datenaustausches bei Schreibanforderungen von Verarbeitungseinheiten an einen Cachespeicher |
US5155824A (en) * | 1989-05-15 | 1992-10-13 | Motorola, Inc. | System for transferring selected data words between main memory and cache with multiple data words and multiple dirty bits for each address |
US5197144A (en) * | 1990-02-26 | 1993-03-23 | Motorola, Inc. | Data processor for reloading deferred pushes in a copy-back data cache |
-
1991
- 1991-02-05 US US07/650,681 patent/US5295259A/en not_active Expired - Lifetime
-
1992
- 1992-01-02 EP EP92300017A patent/EP0498520B1/de not_active Expired - Lifetime
- 1992-01-02 DE DE69227267T patent/DE69227267T2/de not_active Expired - Fee Related
- 1992-01-02 AT AT92300017T patent/ATE172310T1/de not_active IP Right Cessation
- 1992-01-02 ES ES92300017T patent/ES2121818T3/es not_active Expired - Lifetime
- 1992-02-04 JP JP4017959A patent/JPH04336641A/ja not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
DE69227267D1 (de) | 1998-11-19 |
EP0498520A3 (en) | 1993-07-14 |
ATE172310T1 (de) | 1998-10-15 |
US5295259A (en) | 1994-03-15 |
JPH04336641A (ja) | 1992-11-24 |
ES2121818T3 (es) | 1998-12-16 |
EP0498520A2 (de) | 1992-08-12 |
EP0498520B1 (de) | 1998-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2058734A1 (en) | Storage device array architecture with copyback cache | |
JPS59165144A (ja) | 命令取出し装置 | |
EP0348652A3 (de) | Prüfpunkt-Wiederholungssystem | |
KR920000040A (ko) | 카피-백 데이타 캐시를 구비한 데이타 치리기 | |
DE69227267D1 (de) | Datencache-Speicher und Verfahren zur Speicherfehlerbehandlung während Zurückschreiben | |
EP0552717B1 (de) | Virtuelles Speichersystem verwendendes Datenverarbeitungssystem und -verfahren | |
CA2007167A1 (en) | Apparatus and method for increased operand availability in a data processing unit with a store through cache memory unit strategy | |
JPH04237349A (ja) | キャッシュメモリシステムおよびキャッシュメモリコントローラ | |
ES8606688A1 (es) | Procedimiento para controlar una memoria intermedia de un aparato de proceso de datos | |
DE69429059D1 (de) | Adaptive speichersteureinrichtung für ein symmetrisches mehrprozessorsystem | |
DE69028474T2 (de) | Verfahren und System zur dynamischen Programmbetriebssteuerung | |
EP0128353A2 (de) | Fehlerbehandlung für einen nichtdurchschreibbaren Cachespeicher | |
JP3145479B2 (ja) | マルチプロセッサシステムとそのキャッシュメモリ制御方法および装置 | |
GB2036392A (en) | Computer system having enhancement circuitry for memory accessing | |
JPS6027045A (ja) | パツフア記憶の誤りデ−タ切離し方法 | |
JPS58121190A (ja) | 記憶制御方式 | |
JPH0526216B2 (de) | ||
JPS6428736A (en) | Data error processing system for processing unit of common bus system | |
JPH0497459A (ja) | キャッシュ一致処理方式 | |
JPH0822416A (ja) | キャッシュメモリの制御方法 | |
JPS5712469A (en) | Buffer memory control system | |
JPS6385949A (ja) | キヤツシユメモリストア方式 | |
JPS62127943A (ja) | 命令バツフア制御方式 | |
JPH01233536A (ja) | キャッシュメモリ書込み装置 | |
JPH03260824A (ja) | ディスクキャッシュ制御方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |