ES2121818T3 - Memoria cache de datos mejorada y procedimiento para la gestion de errores en la memoria durante un proceso de reescritura. - Google Patents

Memoria cache de datos mejorada y procedimiento para la gestion de errores en la memoria durante un proceso de reescritura.

Info

Publication number
ES2121818T3
ES2121818T3 ES92300017T ES92300017T ES2121818T3 ES 2121818 T3 ES2121818 T3 ES 2121818T3 ES 92300017 T ES92300017 T ES 92300017T ES 92300017 T ES92300017 T ES 92300017T ES 2121818 T3 ES2121818 T3 ES 2121818T3
Authority
ES
Spain
Prior art keywords
data
data cache
memory
processor
procedure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES92300017T
Other languages
English (en)
Inventor
Stephen C Horne
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ES2121818T3 publication Critical patent/ES2121818T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0793—Remedial or corrective actions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

UNA PROTECCION DE DATOS Y METODO PARA MANEJAR LOS ERRORES DURANTE LA COPIA DE DATOS DESDE UNA MEMORIA INTERMEDIA DE ESCRITURA DE PROTECCION DE DATOS HACIA UNA MEMORIA EXTERNA EN UN SISTEMA DE PROCESAMIENTO QUE INCLUYE UN PROCESADOR. CUANDO LOS DATOS SOLICITADOS POR EL PROCESADOR EN UN LUGAR DE ALMACENAMIENTO DIRIGIDO DE LA PROTECCION DE DATOS SON DATOS VALIDOS, MODIFICADOS, Y DISTINTOS DE LOS DATOS SOLICITADOS POR EL PROCESADOR, LOS DATOS SE TRANSFIEREN PRIMERO A LA MEMORIA INTERMEDIA DE ESCRITURA DE PROTECCION DE DATOS Y LUEGO SE REGISTRAN EN LA MEMORIA EXTERNA DESPUES DE QUE LOS DATOS SOLICITADOS HAYAN SIDO EXTRAIDOS DE LA LINEA COMUN DE MEMORIA. SI SE PRODUCE CUALQUIER ERROR DURANTE LA COPIA DE LOS DATOS DESDE LA MEMORIA INTERMEDIA A LA MEMORIA EXTERNA, LOS DATOS SE TRANSFIEREN DESDE LA MEMORIA INTERMEDIA AL LUGAR DE ALMACENAMIENTO DE LA PROTECCION DE DATOS A LA QUE ORIGINARIAMENTE SE HABIA DIRIGIDO EL PROCESADOR ANTES DE QUE LA LINEA DE MEMORIA SEA DESCONECTADA.
ES92300017T 1991-02-05 1992-01-02 Memoria cache de datos mejorada y procedimiento para la gestion de errores en la memoria durante un proceso de reescritura. Expired - Lifetime ES2121818T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/650,681 US5295259A (en) 1991-02-05 1991-02-05 Data cache and method for handling memory errors during copy-back

Publications (1)

Publication Number Publication Date
ES2121818T3 true ES2121818T3 (es) 1998-12-16

Family

ID=24609860

Family Applications (1)

Application Number Title Priority Date Filing Date
ES92300017T Expired - Lifetime ES2121818T3 (es) 1991-02-05 1992-01-02 Memoria cache de datos mejorada y procedimiento para la gestion de errores en la memoria durante un proceso de reescritura.

Country Status (6)

Country Link
US (1) US5295259A (es)
EP (1) EP0498520B1 (es)
JP (1) JPH04336641A (es)
AT (1) ATE172310T1 (es)
DE (1) DE69227267T2 (es)
ES (1) ES2121818T3 (es)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE59305660D1 (de) * 1992-11-04 1997-04-10 Siemens Ag Anordnung mit mehreren aktiven und passiven busteilnehmern
US5479636A (en) * 1992-11-16 1995-12-26 Intel Corporation Concurrent cache line replacement method and apparatus in microprocessor system with write-back cache memory
US5594863A (en) * 1995-06-26 1997-01-14 Novell, Inc. Method and apparatus for network file recovery
TW379298B (en) * 1996-09-30 2000-01-11 Toshiba Corp Memory updating history saving device and memory updating history saving method
JP3489967B2 (ja) 1997-06-06 2004-01-26 松下電器産業株式会社 半導体記憶装置及びキャッシュメモリ装置
US20050240806A1 (en) * 2004-03-30 2005-10-27 Hewlett-Packard Development Company, L.P. Diagnostic memory dump method in a redundant processor
US7441081B2 (en) * 2004-12-29 2008-10-21 Lsi Corporation Write-back caching for disk drives
EP2073553A1 (en) * 2007-12-21 2009-06-24 Thomson Licensing Method and apparatus for performing de-blocking filtering of a video picture
US20130166251A1 (en) * 2011-12-23 2013-06-27 Robert A. Latimer Particle monitoring with secure data logging
JP5800058B2 (ja) * 2014-05-26 2015-10-28 富士通株式会社 情報処理装置、制御方法および制御プログラム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4392200A (en) * 1980-01-28 1983-07-05 Digital Equipment Corporation Cached multiprocessor system with pipeline timing
US4523275A (en) * 1980-11-14 1985-06-11 Sperry Corporation Cache/disk subsystem with floating entry
US4933835A (en) * 1985-02-22 1990-06-12 Intergraph Corporation Apparatus for maintaining consistency of a cache memory with a primary memory
US5025366A (en) * 1988-01-20 1991-06-18 Advanced Micro Devices, Inc. Organization of an integrated cache unit for flexible usage in cache system design
US5065354A (en) * 1988-09-16 1991-11-12 Compaq Computer Corporation Queued posted-write disk write method with improved error handling
US4995041A (en) * 1989-02-03 1991-02-19 Digital Equipment Corporation Write back buffer with error correcting capabilities
DE3912705C2 (de) * 1989-04-18 1996-06-20 Siemens Nixdorf Inf Syst Verfahren und Anordnung zur Steuerung des Datenaustausches bei Schreibanforderungen von Verarbeitungseinheiten an einen Cachespeicher
US5155824A (en) * 1989-05-15 1992-10-13 Motorola, Inc. System for transferring selected data words between main memory and cache with multiple data words and multiple dirty bits for each address
US5197144A (en) * 1990-02-26 1993-03-23 Motorola, Inc. Data processor for reloading deferred pushes in a copy-back data cache

Also Published As

Publication number Publication date
DE69227267D1 (de) 1998-11-19
EP0498520A2 (en) 1992-08-12
US5295259A (en) 1994-03-15
EP0498520B1 (en) 1998-10-14
JPH04336641A (ja) 1992-11-24
ATE172310T1 (de) 1998-10-15
DE69227267T2 (de) 1999-06-10
EP0498520A3 (en) 1993-07-14

Similar Documents

Publication Publication Date Title
KR100204741B1 (ko) 제1및 제2캐시 메모리 사용방법
US5586297A (en) Partial cache line write transactions in a computing system with a write back cache
US6205521B1 (en) Inclusion map for accelerated cache flush
JP3289661B2 (ja) キャッシュメモリシステム
JPS59165144A (ja) 命令取出し装置
US6968429B2 (en) Method and apparatus for controlling line eviction in a cache
EP0358863A2 (en) Load/store with write-intent for write-back caches
KR920000040A (ko) 카피-백 데이타 캐시를 구비한 데이타 치리기
EP0348652A3 (en) Checkpoint retry system
US20080162611A1 (en) Methods and apparatus for marking objects for garbage collection in an object-based memory system
ES2121818T3 (es) Memoria cache de datos mejorada y procedimiento para la gestion de errores en la memoria durante un proceso de reescritura.
JP2003216493A (ja) キャッシュメモリのエラー保護方法
US6507894B1 (en) Information processing apparatus and process
US5455925A (en) Data processing device for maintaining coherency of data stored in main memory, external cache memory and internal cache memory
EP0579418A2 (en) Computer system maintaining data consistency between the cache and the main memory
ATE249643T1 (de) Symmetrisches mehrprozessorsystem mit vereinheitlichter umgebung und verteilten systemfunktionen
US6401173B1 (en) Method and apparatus for optimizing bcache tag performance by inferring bcache tag state from internal processor state
JP3962853B2 (ja) メモリデータ誤り訂正方法
JPH08137748A (ja) コピーバックキャッシュを有するコンピュータ及びコピーバックキャッシュ制御方法
JPH0354649A (ja) バッファ記憶制御方式
JP3081635B2 (ja) キャッシュメモリの無効化処理装置および無効化制御方法
EP0128353A2 (en) Error recovery of non-store-through cache
KR100201671B1 (ko) 컴퓨팅 시스템 및 컴퓨팅 시스템의 캐시 메모리 이용방법
JP3145479B2 (ja) マルチプロセッサシステムとそのキャッシュメモリ制御方法および装置
JP2637853B2 (ja) キャッシュメモリ装置

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 498520

Country of ref document: ES