DE69129524T2 - Gerät zur Speicheradressierung - Google Patents

Gerät zur Speicheradressierung

Info

Publication number
DE69129524T2
DE69129524T2 DE69129524T DE69129524T DE69129524T2 DE 69129524 T2 DE69129524 T2 DE 69129524T2 DE 69129524 T DE69129524 T DE 69129524T DE 69129524 T DE69129524 T DE 69129524T DE 69129524 T2 DE69129524 T2 DE 69129524T2
Authority
DE
Germany
Prior art keywords
memory addressing
addressing device
memory
addressing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69129524T
Other languages
English (en)
Other versions
DE69129524D1 (de
Inventor
Walter Cerutti
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Olivetti SpA
Original Assignee
Olivetti SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olivetti SpA filed Critical Olivetti SpA
Application granted granted Critical
Publication of DE69129524D1 publication Critical patent/DE69129524D1/de
Publication of DE69129524T2 publication Critical patent/DE69129524T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
DE69129524T 1990-11-19 1991-11-14 Gerät zur Speicheradressierung Expired - Fee Related DE69129524T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT67903A IT1241318B (it) 1990-11-19 1990-11-19 Dispositivo di indirizzamento di memoria

Publications (2)

Publication Number Publication Date
DE69129524D1 DE69129524D1 (de) 1998-07-09
DE69129524T2 true DE69129524T2 (de) 1998-11-12

Family

ID=11306235

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69129524T Expired - Fee Related DE69129524T2 (de) 1990-11-19 1991-11-14 Gerät zur Speicheradressierung

Country Status (5)

Country Link
US (1) US5526513A (de)
EP (1) EP0487254B1 (de)
JP (1) JPH04302041A (de)
DE (1) DE69129524T2 (de)
IT (1) IT1241318B (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3579461B2 (ja) * 1993-10-15 2004-10-20 株式会社ルネサステクノロジ データ処理システム及びデータ処理装置
JP3153078B2 (ja) * 1994-09-09 2001-04-03 日本電気株式会社 データ処理装置
JP2630271B2 (ja) * 1994-09-14 1997-07-16 日本電気株式会社 情報処理装置
US5596731A (en) * 1995-04-21 1997-01-21 Cyrix Corporation Single clock bus transfers during burst and non-burst cycles
US5664140A (en) * 1995-05-19 1997-09-02 Micron Electronics, Inc. Processor to memory interface logic for use in a computer system using a multiplexed memory address
US5926828A (en) * 1996-02-09 1999-07-20 Intel Corporation Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
US6243768B1 (en) 1996-02-09 2001-06-05 Intel Corporation Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
US5893917A (en) * 1996-09-30 1999-04-13 Intel Corporation Memory controller and method of closing a page of system memory
US7146469B2 (en) * 2002-10-24 2006-12-05 Sony Corporation Method, apparatus, and system for improving memory access speed
US10931682B2 (en) 2015-06-30 2021-02-23 Microsoft Technology Licensing, Llc Privileged identity management
CN107221349B (zh) * 2017-08-03 2023-05-16 深圳市博巨兴微电子科技有限公司 一种基于flash存储器的微控制器芯片

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5134699A (en) * 1988-06-24 1992-07-28 Advanced Micro Devices, Inc. Programmable burst data transfer apparatus and technique
US4912630A (en) * 1988-07-29 1990-03-27 Ncr Corporation Cache address comparator with sram having burst addressing control
US5131083A (en) * 1989-04-05 1992-07-14 Intel Corporation Method of transferring burst data in a microprocessor
US5170481A (en) * 1989-06-19 1992-12-08 International Business Machines Corporation Microprocessor hold and lock circuitry
US5321827A (en) * 1989-08-02 1994-06-14 Advanced Logic Research, Inc. Computer system with modular upgrade capability
EP0428149A3 (en) * 1989-11-13 1992-07-08 Matra Design Semiconductor, Inc. Cache controller
EP0440456B1 (de) * 1990-01-31 1997-01-08 Hewlett-Packard Company Stossbetrieb für Mikroprozessor mit externem Systemspeicher
US5210845A (en) * 1990-11-28 1993-05-11 Intel Corporation Controller for two-way set associative cache
US5291580A (en) * 1991-10-04 1994-03-01 Bull Hn Information Systems Inc. High performance burst read data transfer operation

Also Published As

Publication number Publication date
EP0487254A2 (de) 1992-05-27
IT1241318B (it) 1994-01-10
JPH04302041A (ja) 1992-10-26
IT9067903A1 (it) 1992-05-20
EP0487254A3 (en) 1993-03-31
DE69129524D1 (de) 1998-07-09
EP0487254B1 (de) 1998-06-03
IT9067903A0 (it) 1990-11-19
US5526513A (en) 1996-06-11

Similar Documents

Publication Publication Date Title
DE69517142T2 (de) Ferroelektrische Speicheranordnung
DE69334149D1 (de) Speicherkarte
DE69229763T2 (de) Speicherzugriffsvorrichtung
DE69123952T2 (de) Rechneradressierungseinrichtung
EP0459794A3 (en) Read only memory device
DE69120301T2 (de) Speicherprüfgerät
DE69020764T4 (de) Speicheradressierung.
DE69218608T2 (de) Speicherabdeckung
DE69120643T2 (de) Satzadressierprozess und -vorrichtung
DE69418521D1 (de) Nichtflüchtige Speicheranordnung
DE69129524D1 (de) Gerät zur Speicheradressierung
DE69227433D1 (de) Speicherzugriffseinrichtung
DE69419339T2 (de) Nichtflüchtige Speicheranordnung
NO174020C (no) Ventilasjonsapparat
DE69121809T2 (de) Multiportspeicher
DE69417077D1 (de) Festwertspeicher
BR9105989A (pt) Dispositivo de leitura
DE69427435T2 (de) Bildspeicher
DE69128559T2 (de) Speicherkarte
DE69334046D1 (de) Cache-Speichervorrichtung
DE9005325U1 (de) Lueftungseinrichtung
DE9316665U1 (de) Lesevorrichtung
DE69429975D1 (de) Nichtflüchtige Speicheranordnung
KR950020554U (ko) 기억장치의 착탈장치
KR900019143U (ko) 기억장치의 쓰기 금지장치

Legal Events

Date Code Title Description
8328 Change in the person/name/address of the agent

Free format text: PATENTANWAELTE REICHEL UND REICHEL, 60322 FRANKFURT

8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: 2K PATENTANWAELTE BLASBERG KEWITZ & REICHEL, PARTN

8339 Ceased/non-payment of the annual fee