DE69122937D1 - Persönliches Rechnersystem mit Unterbrechungssteuerung - Google Patents

Persönliches Rechnersystem mit Unterbrechungssteuerung

Info

Publication number
DE69122937D1
DE69122937D1 DE69122937T DE69122937T DE69122937D1 DE 69122937 D1 DE69122937 D1 DE 69122937D1 DE 69122937 T DE69122937 T DE 69122937T DE 69122937 T DE69122937 T DE 69122937T DE 69122937 D1 DE69122937 D1 DE 69122937D1
Authority
DE
Germany
Prior art keywords
computer system
personal computer
interrupt control
interrupt
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69122937T
Other languages
English (en)
Other versions
DE69122937T2 (de
Inventor
Francis Michael Bonevento
Ernest Nelson Mandese
Richard Neil Mendelson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69122937D1 publication Critical patent/DE69122937D1/de
Application granted granted Critical
Publication of DE69122937T2 publication Critical patent/DE69122937T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE69122937T 1990-09-24 1991-07-18 Persönliches Rechnersystem mit Unterbrechungssteuerung Expired - Fee Related DE69122937T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/586,662 US5265255A (en) 1990-09-24 1990-09-24 Personal computer system with interrupt controller

Publications (2)

Publication Number Publication Date
DE69122937D1 true DE69122937D1 (de) 1996-12-05
DE69122937T2 DE69122937T2 (de) 1997-05-07

Family

ID=24346653

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69122937T Expired - Fee Related DE69122937T2 (de) 1990-09-24 1991-07-18 Persönliches Rechnersystem mit Unterbrechungssteuerung

Country Status (4)

Country Link
US (1) US5265255A (de)
EP (1) EP0478119B1 (de)
JP (1) JP2533254B2 (de)
DE (1) DE69122937T2 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2065989C (en) * 1991-06-07 1998-03-31 Don Steven Keener Personal computer data flow control
JPH0520094A (ja) * 1991-07-17 1993-01-29 Toshiba Corp 情報処理装置
US5805841A (en) * 1991-07-24 1998-09-08 Micron Electronics, Inc. Symmetric parallel multi-processing bus architeture
US5471585A (en) * 1992-09-17 1995-11-28 International Business Machines Corp. Personal computer system with input/output controller having serial/parallel ports and a feedback line indicating readiness of the ports
US5481724A (en) * 1993-04-06 1996-01-02 International Business Machines Corp. Peer to peer computer-interrupt handling
GB2279162B (en) * 1993-06-15 1997-11-19 Ibm Interrupt-driven processor system
JP3904244B2 (ja) * 1993-09-17 2007-04-11 株式会社ルネサステクノロジ シングル・チップ・データ処理装置
US5588125A (en) * 1993-10-20 1996-12-24 Ast Research, Inc. Method and apparatus for increasing bus bandwidth on a system bus by inhibiting interrupts while posted I/O write operations are pending
US5555430A (en) * 1994-05-31 1996-09-10 Advanced Micro Devices Interrupt control architecture for symmetrical multiprocessing system
WO1996002036A1 (en) * 1994-07-07 1996-01-25 Elonex Technologies, Inc. Micro personal digital assistant
US5717870A (en) * 1994-10-26 1998-02-10 Hayes Microcomputer Products, Inc. Serial port controller for preventing repetitive interrupt signals
US5535420A (en) * 1994-12-14 1996-07-09 Intel Corporation Method and apparatus for interrupt signaling in a computer system
US5875294A (en) 1995-06-30 1999-02-23 International Business Machines Corporation Method and system for halting processor execution in response to an enumerated occurrence of a selected combination of internal states
US5729726A (en) * 1995-10-02 1998-03-17 International Business Machines Corporation Method and system for performance monitoring efficiency of branch unit operation in a processing system
US5751945A (en) * 1995-10-02 1998-05-12 International Business Machines Corporation Method and system for performance monitoring stalls to identify pipeline bottlenecks and stalls in a processing system
US5691920A (en) * 1995-10-02 1997-11-25 International Business Machines Corporation Method and system for performance monitoring of dispatch unit efficiency in a processing system
US5949971A (en) * 1995-10-02 1999-09-07 International Business Machines Corporation Method and system for performance monitoring through identification of frequency and length of time of execution of serialization instructions in a processing system
US5752062A (en) * 1995-10-02 1998-05-12 International Business Machines Corporation Method and system for performance monitoring through monitoring an order of processor events during execution in a processing system
US5797019A (en) * 1995-10-02 1998-08-18 International Business Machines Corporation Method and system for performance monitoring time lengths of disabled interrupts in a processing system
US5748855A (en) * 1995-10-02 1998-05-05 Iinternational Business Machines Corporation Method and system for performance monitoring of misaligned memory accesses in a processing system
US5708814A (en) * 1995-11-21 1998-01-13 Microsoft Corporation Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events
US5854908A (en) * 1996-10-15 1998-12-29 International Business Machines Corporation Computer system generating a processor interrupt in response to receiving an interrupt/data synchronizing signal over a data bus
US6003109A (en) * 1997-08-15 1999-12-14 Lsi Logic Corporation Method and apparatus for processing interrupts in a data processing system
CA2432386A1 (en) * 2001-01-31 2002-08-08 International Business Machines Corporation Method and apparatus for transferring interrupts from a peripheral device to a host computer system
KR20040029294A (ko) * 2001-07-27 2004-04-06 코닌클리케 필립스 일렉트로닉스 엔.브이. 우발사건에 기반한 관리자 포스트의 선발 후보자 명단
KR100456630B1 (ko) * 2001-12-11 2004-11-10 한국전자통신연구원 프로세서간 통신을 위한 인터럽트 중계 장치 및 방법

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4004283A (en) * 1974-10-30 1977-01-18 Motorola, Inc. Multiple interrupt microprocessor system
US4099255A (en) * 1976-12-10 1978-07-04 Honeywell Information Systems Inc. Interrupt apparatus for enabling interrupt service in response to time out conditions
IT1100916B (it) * 1978-11-06 1985-09-28 Honeywell Inf Systems Apparato per gestione di richieste di trasferimento dati in sistemi di elaborazione dati
US4470111A (en) * 1979-10-01 1984-09-04 Ncr Corporation Priority interrupt controller
US4375639A (en) * 1981-01-12 1983-03-01 Harris Corporation Synchronous bus arbiter
US4420806A (en) * 1981-01-15 1983-12-13 Harris Corporation Interrupt coupling and monitoring system
DE3138961C2 (de) * 1981-09-30 1985-12-12 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zur schnellen Ausführung von Unterbrechungen nach Erkennen einer Unterbrechungsanforderung
US4495569A (en) * 1982-06-28 1985-01-22 Mitsubishi Denki Kabushiki Kaisha Interrupt control for multiprocessor system with storage data controlling processor interrupted by devices
DE3233542A1 (de) * 1982-09-10 1984-03-15 Philips Kommunikations Industrie AG, 8500 Nürnberg Verfahren und schaltungsanordnung zur abgabe von unterbrechungs-anforderungssignalen
EP0132161B1 (de) * 1983-07-19 1988-06-15 Nec Corporation Anordnung zur Steuerung der Verarbeitung mehrerer Unterbrechungen
JPH0792785B2 (ja) * 1984-02-29 1995-10-09 富士通株式会社 割込み処理方式
JPS61107456A (ja) * 1984-10-30 1986-05-26 Toshiba Corp 割込制御方式
US4716523A (en) * 1985-06-14 1987-12-29 International Business Machines Corporation Multiple port integrated DMA and interrupt controller and arbitrator
US4768149A (en) * 1985-08-29 1988-08-30 International Business Machines Corporation System for managing a plurality of shared interrupt handlers in a linked-list data structure
US4761732A (en) * 1985-11-29 1988-08-02 American Telephone And Telegraph Company, At&T Bell Laboratories Interrupt controller arrangement for mutually exclusive interrupt signals in data processing systems
JPS62243058A (ja) * 1986-04-15 1987-10-23 Fanuc Ltd マルチプロセツサシステムの割込制御方法
US4930068A (en) * 1986-11-07 1990-05-29 Nec Corporation Data processor having different interrupt processing modes
JPS63142452A (ja) * 1986-12-04 1988-06-14 Fujitsu Ltd システムリセツト割込みにおける割込みキユ−制御方式
US5045998A (en) * 1988-05-26 1991-09-03 International Business Machines Corporation Method and apparatus for selectively posting write cycles using the 82385 cache controller
US5159684A (en) * 1989-05-24 1992-10-27 Pitney Bowes Inc. Data communication interface integrated circuit with data-echoing and non-echoing communication modes
US5185864A (en) * 1989-06-16 1993-02-09 International Business Machines Corporation Interrupt handling for a computing system with logical devices and interrupt reset
US5072363A (en) * 1989-12-22 1991-12-10 Harris Corporation Multimode resource arbiter providing round robin arbitration or a modified priority arbitration

Also Published As

Publication number Publication date
JP2533254B2 (ja) 1996-09-11
EP0478119A2 (de) 1992-04-01
JPH04262445A (ja) 1992-09-17
DE69122937T2 (de) 1997-05-07
EP0478119A3 (en) 1992-07-15
EP0478119B1 (de) 1996-10-30
US5265255A (en) 1993-11-23

Similar Documents

Publication Publication Date Title
DE69122937D1 (de) Persönliches Rechnersystem mit Unterbrechungssteuerung
DE69032334D1 (de) Virtuelles Computersystem mit Ein-/Ausgabeunterbrechungssteuerung
DE69123794D1 (de) Unterbrechungssteuerung
DE69023018D1 (de) Prozessor-Unterbrechungssteuerung.
DE68925866D1 (de) Computersystem mit Verarbeitungsrechner
DE69224571D1 (de) Mehrprozessorrechnersystem
DE68928452D1 (de) Unterbrechungssteuerung
DE69221700D1 (de) Fernglas mit Rechnersystem
DE69420018D1 (de) Cursorsteuerungsvorrichtung
DE69129479D1 (de) Verteiltes Rechnersystem
DE69332942D1 (de) Tragbares Rechnersystem
DE69328841D1 (de) Mehrfachprozessorrechnersystem
DE69131659D1 (de) Mauszeigersteuersystem
DE69230961D1 (de) DMA-Steuerung
DE69225566D1 (de) Rechnersystem
DE69026479D1 (de) Datenprozessor mit Wartezustandsteuerungseinheit
DE69128017D1 (de) Verteiltes rechnersystem
DE69129975D1 (de) Rechnergraphiksystem
DE69319788D1 (de) Ikongesteuerter Computer
DE69130468D1 (de) DMA-Steuerung mit Sprungfunktion
DE68917647D1 (de) Multiprozessorsteuerungssystem.
DE59109120D1 (de) Steuerungssystem
DE69120791D1 (de) Berührungsloses kopiersteuergerät
DE69229297D1 (de) Fehlertoleranter Kommunikationssteuerprozessor
DE69214337D1 (de) Unterbrechungssteuerungseinheit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee