DE68917647D1 - Multiprozessorsteuerungssystem. - Google Patents

Multiprozessorsteuerungssystem.

Info

Publication number
DE68917647D1
DE68917647D1 DE68917647T DE68917647T DE68917647D1 DE 68917647 D1 DE68917647 D1 DE 68917647D1 DE 68917647 T DE68917647 T DE 68917647T DE 68917647 T DE68917647 T DE 68917647T DE 68917647 D1 DE68917647 D1 DE 68917647D1
Authority
DE
Germany
Prior art keywords
control system
multiprocessor control
multiprocessor
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68917647T
Other languages
English (en)
Other versions
DE68917647T2 (de
Inventor
Kazushi Sakamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE68917647D1 publication Critical patent/DE68917647D1/de
Application granted granted Critical
Publication of DE68917647T2 publication Critical patent/DE68917647T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8076—Details on data register access
    • G06F15/8084—Special arrangements thereof, e.g. mask or switch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Multimedia (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
  • Multi Processors (AREA)
DE68917647T 1988-06-07 1989-06-01 Multiprozessorsteuerungssystem. Expired - Fee Related DE68917647T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63140297A JPH06105460B2 (ja) 1988-06-07 1988-06-07 マルチプロセッサのプロセッサ切換え装置

Publications (2)

Publication Number Publication Date
DE68917647D1 true DE68917647D1 (de) 1994-09-29
DE68917647T2 DE68917647T2 (de) 1994-12-22

Family

ID=15265510

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68917647T Expired - Fee Related DE68917647T2 (de) 1988-06-07 1989-06-01 Multiprozessorsteuerungssystem.

Country Status (5)

Country Link
US (1) US5001627A (de)
EP (1) EP0346003B1 (de)
JP (1) JPH06105460B2 (de)
CA (1) CA1315006C (de)
DE (1) DE68917647T2 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03233630A (ja) * 1990-02-08 1991-10-17 Nec Corp 情報処理装置
US5261063A (en) * 1990-12-07 1993-11-09 Ibm Corp. Pipeline apparatus having pipeline mode eecuting instructions from plural programs and parallel mode executing instructions from one of the plural programs
RU1804645C (ru) * 1991-03-27 1993-03-23 Институт Точной Механики И Вычислительной Техники Им.С.А.Лебедева Центральный процессор
US5530881A (en) * 1991-06-06 1996-06-25 Hitachi, Ltd. Vector processing apparatus for processing different instruction set architectures corresponding to mingled-type programs and separate-type programs
IT1264302B1 (it) * 1993-12-24 1996-09-23 Rainer Srl Macchina per la lavorazione di una lamiera.
US5663961A (en) * 1995-02-24 1997-09-02 Motorola, Inc. Packet switch with centralized buffering for many output channels
US6535905B1 (en) 1999-04-29 2003-03-18 Intel Corporation Method and apparatus for thread switching within a multithreaded processor
US6341347B1 (en) 1999-05-11 2002-01-22 Sun Microsystems, Inc. Thread switch logic in a multiple-thread processor
US6507862B1 (en) 1999-05-11 2003-01-14 Sun Microsystems, Inc. Switching method in a multi-threaded processor
US6542921B1 (en) 1999-07-08 2003-04-01 Intel Corporation Method and apparatus for controlling the processing priority between multiple threads in a multithreaded processor
US6889319B1 (en) 1999-12-09 2005-05-03 Intel Corporation Method and apparatus for entering and exiting multiple threads within a multithreaded processor
US6357016B1 (en) 1999-12-09 2002-03-12 Intel Corporation Method and apparatus for disabling a clock signal within a multithreaded processor
US6496925B1 (en) 1999-12-09 2002-12-17 Intel Corporation Method and apparatus for processing an event occurrence within a multithreaded processor
US7051329B1 (en) 1999-12-28 2006-05-23 Intel Corporation Method and apparatus for managing resources in a multithreaded processor
US7856633B1 (en) 2000-03-24 2010-12-21 Intel Corporation LRU cache replacement for a partitioned set associative cache
US7127561B2 (en) 2001-12-31 2006-10-24 Intel Corporation Coherency techniques for suspending execution of a thread until a specified memory access occurs
US7363474B2 (en) 2001-12-31 2008-04-22 Intel Corporation Method and apparatus for suspending execution of a thread until a specified memory access occurs
US8024735B2 (en) 2002-06-14 2011-09-20 Intel Corporation Method and apparatus for ensuring fairness and forward progress when executing multiple threads of execution

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5194734A (en) * 1975-02-19 1976-08-19 Tajushorisochino enzanseigyohoshiki
JPS57155666A (en) * 1981-03-20 1982-09-25 Fujitsu Ltd Instruction controlling system of vector processor
EP0105125B1 (de) * 1982-09-03 1989-04-19 Hitachi, Ltd. Datenverarbeitungssystem
KR900001999B1 (ko) * 1984-11-30 1990-03-31 후지쓰 가부시끼가이샤 멀티프로세서 시스템(multiprocessor system)
US4875161A (en) * 1985-07-31 1989-10-17 Unisys Corporation Scientific processor vector file organization
US4903196A (en) * 1986-05-02 1990-02-20 International Business Machines Corporation Method and apparatus for guaranteeing the logical integrity of data in the general purpose registers of a complex multi-execution unit uniprocessor
US4760525A (en) * 1986-06-10 1988-07-26 The United States Of America As Represented By The Secretary Of The Air Force Complex arithmetic vector processor for performing control function, scalar operation, and set-up of vector signal processing instruction

Also Published As

Publication number Publication date
US5001627A (en) 1991-03-19
EP0346003B1 (de) 1994-08-24
JPH06105460B2 (ja) 1994-12-21
EP0346003A3 (de) 1991-06-05
EP0346003A2 (de) 1989-12-13
CA1315006C (en) 1993-03-23
DE68917647T2 (de) 1994-12-22
JPH01309178A (ja) 1989-12-13

Similar Documents

Publication Publication Date Title
NO892702L (no) Kontrollsystem.
DE375381T1 (de) Atherektomiesystem.
NO891204D0 (no) Premestrings-system.
NO894666L (no) Elektroakustisk system.
DE68906898T2 (de) Kraftstoffsteuerungssystem.
DE3882496D1 (de) Positionssteuerungssystem.
DE68919248T2 (de) Prozessregelungssystem.
DE68917647D1 (de) Multiprozessorsteuerungssystem.
DE68919013D1 (de) Entwicklungssystem.
NO880603L (no) Styresystem.
FI884967A0 (fi) Kontrollanordning foer fuktmaetare foer faeltbruk.
DE68913846T2 (de) Expressionssystem.
DE68917435D1 (de) Selbstfokussierkontrollsystem.
FI901125A0 (fi) Smakgivande system foer fettfria livsmedel.
DE59005954D1 (de) Regelsystem.
DE68919938D1 (de) Steuergerät.
NO903611D0 (no) Styreventil.
DE68919049D1 (de) Warteschlangenpufferspeichersteuerungssystem.
DE3879334D1 (de) Positionssteuerungssystem.
DE3751375T2 (de) Steuerungssystem.
DE68920870T2 (de) Tastaturbedientes system.
DE59005468D1 (de) Multiprozessorsystem.
DE69021478T2 (de) Speicher-Steuersystem.
ATE102995T1 (de) Expressionssystem.
IT8815902A0 (it) Elioimpianto antighiaccio.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee