DE69028150D1 - Masterslice-Halbleiteranordnung und Verfahren zu ihrer Herstellung - Google Patents
Masterslice-Halbleiteranordnung und Verfahren zu ihrer HerstellungInfo
- Publication number
- DE69028150D1 DE69028150D1 DE69028150T DE69028150T DE69028150D1 DE 69028150 D1 DE69028150 D1 DE 69028150D1 DE 69028150 T DE69028150 T DE 69028150T DE 69028150 T DE69028150 T DE 69028150T DE 69028150 D1 DE69028150 D1 DE 69028150D1
- Authority
- DE
- Germany
- Prior art keywords
- manufacture
- semiconductor device
- masterslice semiconductor
- masterslice
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85417—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/85424—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Wire Bonding (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1150190A JPH0770601B2 (ja) | 1989-06-13 | 1989-06-13 | マスタースライス方式の半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69028150D1 true DE69028150D1 (de) | 1996-09-26 |
DE69028150T2 DE69028150T2 (de) | 1997-02-06 |
Family
ID=15491484
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69028150T Expired - Fee Related DE69028150T2 (de) | 1989-06-13 | 1990-04-19 | Masterslice-Halbleiteranordnung und Verfahren zu ihrer Herstellung |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0402592B1 (de) |
JP (1) | JPH0770601B2 (de) |
KR (1) | KR930009806B1 (de) |
DE (1) | DE69028150T2 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2668300B1 (fr) * | 1990-10-18 | 1993-01-29 | Sagem | Procede de realisation de circuits integres a double connectique. |
US5397202A (en) * | 1993-11-03 | 1995-03-14 | E. I. Du Pont De Nemours And Company | Anchor bolt installation method |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57114247A (en) * | 1981-01-07 | 1982-07-16 | Toshiba Corp | Master-slice type semiconductor device |
JPS604249A (ja) * | 1983-06-22 | 1985-01-10 | Nec Corp | 半導体装置 |
JPS6098652A (ja) * | 1983-11-02 | 1985-06-01 | Mitsubishi Electric Corp | 半導体装置 |
JPH0650761B2 (ja) * | 1986-08-12 | 1994-06-29 | 富士通株式会社 | 半導体装置 |
JPS63261842A (ja) * | 1987-04-06 | 1988-10-28 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | 集積回路とその製造方法 |
-
1989
- 1989-06-13 JP JP1150190A patent/JPH0770601B2/ja not_active Expired - Fee Related
-
1990
- 1990-04-19 EP EP90107407A patent/EP0402592B1/de not_active Expired - Lifetime
- 1990-04-19 DE DE69028150T patent/DE69028150T2/de not_active Expired - Fee Related
- 1990-06-13 KR KR1019900008665A patent/KR930009806B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR930009806B1 (ko) | 1993-10-11 |
JPH0314259A (ja) | 1991-01-22 |
DE69028150T2 (de) | 1997-02-06 |
EP0402592B1 (de) | 1996-08-21 |
EP0402592A3 (de) | 1991-07-24 |
EP0402592A2 (de) | 1990-12-19 |
KR910002001A (ko) | 1991-01-31 |
JPH0770601B2 (ja) | 1995-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69030822D1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE68926645T2 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE69309583D1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE3854455D1 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung. | |
DE69329635T2 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE4323799B4 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE69231290D1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE69005032D1 (de) | Optohalbleitervorrichtung und Verfahren zu ihrer Herstellung. | |
DE69128568D1 (de) | Kontaktstrukturen für Halbleiteranordnungen und Verfahren zu ihrer Herstellung | |
DE69031415D1 (de) | Halbleiterlaser-Elemente und Verfahren zu ihrer Herstellung | |
DE68920571T2 (de) | Halbleiterlaser-Vorrichtung und Verfahren zu ihrer Herstellung. | |
DE69012520T2 (de) | Halbleiterheterostruktur und Verfahren zu ihrer Herstellung. | |
DE69033900T2 (de) | Halbleiteranordnung und Verfahren zu seiner Herstellung | |
DE69011809T2 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung. | |
DE69033662T2 (de) | Integrierte Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE68917779T2 (de) | Josephson-Einrichtung und Verfahren zu ihrer Herstellung. | |
DE69219100D1 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE69027894T2 (de) | Halbleiteranordnung und Verfahren zu deren Herstellung | |
DE3584197D1 (de) | Halbleitervorrichtung und verfahren zu ihrer herstellung. | |
DE69028150D1 (de) | Masterslice-Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE69033959T2 (de) | Halbleiterlaser-Vorrichtung und Verfahren zu ihrer Herstellung | |
DE69031717D1 (de) | Halbleitervorrichtung und Verfahren zu seiner Herstellung | |
DE69026587D1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
DE69220432T2 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
DE69011745T2 (de) | Halbleiterspeicheranordnung und Verfahren zu ihrer Herstellung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |