DE68917325D1 - Verfahren und Vorrichtung zum Schreiben gegenseitiger verriegelter Variablen in einen integrierten Cachespeicher. - Google Patents
Verfahren und Vorrichtung zum Schreiben gegenseitiger verriegelter Variablen in einen integrierten Cachespeicher.Info
- Publication number
- DE68917325D1 DE68917325D1 DE68917325T DE68917325T DE68917325D1 DE 68917325 D1 DE68917325 D1 DE 68917325D1 DE 68917325 T DE68917325 T DE 68917325T DE 68917325 T DE68917325 T DE 68917325T DE 68917325 D1 DE68917325 D1 DE 68917325D1
- Authority
- DE
- Germany
- Prior art keywords
- variables
- interlock
- methods
- interlocked
- writing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0837—Cache consistency protocols with software control, e.g. non-cacheable data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
- G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7828—Architectures of general purpose stored program computers comprising a single central processing unit without memory
- G06F15/7835—Architectures of general purpose stored program computers comprising a single central processing unit without memory on more than one IC chip
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/146,020 US5136691A (en) | 1988-01-20 | 1988-01-20 | Methods and apparatus for caching interlock variables in an integrated cache memory |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68917325D1 true DE68917325D1 (de) | 1994-09-15 |
DE68917325T2 DE68917325T2 (de) | 1995-03-02 |
Family
ID=22515558
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68917325T Expired - Lifetime DE68917325T2 (de) | 1988-01-20 | 1989-01-18 | Verfahren und Vorrichtung zum Schreiben gegenseitiger verriegelter Variablen in einen integrierten Cachespeicher. |
Country Status (6)
Country | Link |
---|---|
US (1) | US5136691A (de) |
EP (1) | EP0325419B1 (de) |
JP (1) | JP3158161B2 (de) |
AT (1) | ATE109909T1 (de) |
DE (1) | DE68917325T2 (de) |
ES (1) | ES2057099T3 (de) |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ATE109910T1 (de) * | 1988-01-20 | 1994-08-15 | Advanced Micro Devices Inc | Organisation eines integrierten cachespeichers zur flexiblen anwendung zur unterstützung von multiprozessor-operationen. |
EP0325422B1 (de) * | 1988-01-20 | 1996-05-15 | Advanced Micro Devices, Inc. | Integrierte Cachespeichereinheit |
US5025366A (en) * | 1988-01-20 | 1991-06-18 | Advanced Micro Devices, Inc. | Organization of an integrated cache unit for flexible usage in cache system design |
US5553262B1 (en) * | 1988-01-21 | 1999-07-06 | Mitsubishi Electric Corp | Memory apparatus and method capable of setting attribute of information to be cached |
JP2665813B2 (ja) * | 1990-02-23 | 1997-10-22 | 三菱電機株式会社 | 記憶制御装置 |
EP0446721B1 (de) * | 1990-03-16 | 2000-12-20 | Texas Instruments Incorporated | Verteilter Verarbeitungsspeicher |
US5838946A (en) * | 1990-04-14 | 1998-11-17 | Sun Microsystems, Inc. | Method and apparatus for accomplishing processor read of selected information through a cache memory |
JP2708943B2 (ja) * | 1990-08-08 | 1998-02-04 | 三菱電機株式会社 | キャッシュメモリ制御装置 |
DE69325826T2 (de) * | 1992-01-06 | 2000-02-24 | Hitachi Ltd | Rechner mit einer Parallelverarbeitungsfähigkeit |
US5555382A (en) * | 1992-04-24 | 1996-09-10 | Digital Equipment Corporation | Intelligent snoopy bus arbiter |
US5809531A (en) * | 1992-09-21 | 1998-09-15 | Intel Corporation | Computer system for executing programs using an internal cache without accessing external RAM |
EP0601715A1 (de) * | 1992-12-11 | 1994-06-15 | National Semiconductor Corporation | Für den On-Chip-Speicherzugriff optimierter CPV-Kernbus |
JP2500101B2 (ja) * | 1992-12-18 | 1996-05-29 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 共用変数の値を更新する方法 |
US5835934A (en) * | 1993-10-12 | 1998-11-10 | Texas Instruments Incorporated | Method and apparatus of low power cache operation with a tag hit enablement |
US5577226A (en) * | 1994-05-06 | 1996-11-19 | Eec Systems, Inc. | Method and system for coherently caching I/O devices across a network |
US5490270A (en) * | 1994-06-16 | 1996-02-06 | International Business Machines Corporation | Simultaneous updates to the modification time attribute of a shared file in a cluster having a server and client nodes |
USRE38514E1 (en) | 1994-11-18 | 2004-05-11 | Apple Computer, Inc. | System for and method of efficiently controlling memory accesses in a multiprocessor computer system |
US5895496A (en) * | 1994-11-18 | 1999-04-20 | Apple Computer, Inc. | System for an method of efficiently controlling memory accesses in a multiprocessor computer system |
US5623699A (en) * | 1994-12-06 | 1997-04-22 | Thunderwave, Inc. | Read only linear stream based cache system |
US6061731A (en) * | 1994-12-06 | 2000-05-09 | Thunderwave, Inc. | Read only linear stream based cache system |
US5761722A (en) * | 1995-01-30 | 1998-06-02 | Sun Microsystems, Inc. | Method and apparatus for solving the stale data problem occurring in data access performed with data caches |
US5890216A (en) * | 1995-04-21 | 1999-03-30 | International Business Machines Corporation | Apparatus and method for decreasing the access time to non-cacheable address space in a computer system |
US6131152A (en) * | 1996-05-15 | 2000-10-10 | Philips Electronics North America Corporation | Planar cache layout and instruction stream therefor |
US5915262A (en) * | 1996-07-22 | 1999-06-22 | Advanced Micro Devices, Inc. | Cache system and method using tagged cache lines for matching cache strategy to I/O application |
US6061762A (en) * | 1997-04-14 | 2000-05-09 | International Business Machines Corporation | Apparatus and method for separately layering cache and architectural specific functions in different operational controllers |
US6026470A (en) * | 1997-04-14 | 2000-02-15 | International Business Machines Corporation | Software-managed programmable associativity caching mechanism monitoring cache misses to selectively implement multiple associativity levels |
US5974507A (en) * | 1997-04-14 | 1999-10-26 | International Business Machines Corporation | Optimizing a cache eviction mechanism by selectively introducing different levels of randomness into a replacement algorithm |
US5978888A (en) * | 1997-04-14 | 1999-11-02 | International Business Machines Corporation | Hardware-managed programmable associativity caching mechanism monitoring cache misses to selectively implement multiple associativity levels |
US6061755A (en) * | 1997-04-14 | 2000-05-09 | International Business Machines Corporation | Method of layering cache and architectural specific functions to promote operation symmetry |
US6058456A (en) * | 1997-04-14 | 2000-05-02 | International Business Machines Corporation | Software-managed programmable unified/split caching mechanism for instructions and data |
US6098156A (en) * | 1997-07-22 | 2000-08-01 | International Business Machines Corporation | Method and system for rapid line ownership transfer for multiprocessor updates |
US6334173B1 (en) | 1997-11-17 | 2001-12-25 | Hyundai Electronics Industries Co. Ltd. | Combined cache with main memory and a control method thereof |
US6240490B1 (en) | 1998-07-20 | 2001-05-29 | International Business Machines Corporation | Comprehensive multilevel cache preloading mechanism in a multiprocessing simulation environment |
US6651088B1 (en) * | 1999-07-20 | 2003-11-18 | Hewlett-Packard Development Company, L.P. | Method for reducing coherent misses in shared-memory multiprocessors utilizing lock-binding prefetchs |
US6460124B1 (en) * | 2000-10-20 | 2002-10-01 | Wisconsin Alumni Research Foundation | Method of using delays to speed processing of inferred critical program portions |
GB2370131C (en) * | 2000-12-12 | 2006-09-06 | Advanced Risc Mach Ltd | Exclusive access control to a processing resource |
US7120762B2 (en) * | 2001-10-19 | 2006-10-10 | Wisconsin Alumni Research Foundation | Concurrent execution of critical sections by eliding ownership of locks |
US6839812B2 (en) * | 2001-12-21 | 2005-01-04 | Intel Corporation | Method and system to cache metadata |
US7340569B2 (en) * | 2004-02-10 | 2008-03-04 | Wisconsin Alumni Research Foundation | Computer architecture providing transactional, lock-free execution of lock-based programs |
US20060136608A1 (en) * | 2004-12-22 | 2006-06-22 | Gilbert Jeffrey D | System and method for control registers accessed via private operations |
US8230180B2 (en) * | 2008-06-11 | 2012-07-24 | Samsung Electronics Co., Ltd. | Shared memory burst communications |
US8839025B2 (en) * | 2011-09-30 | 2014-09-16 | Oracle International Corporation | Systems and methods for retiring and unretiring cache lines |
US9165088B2 (en) | 2013-07-08 | 2015-10-20 | Hewlett-Packard Development Company, L.P. | Apparatus and method for multi-mode storage |
CN106293637B (zh) * | 2015-05-28 | 2018-10-30 | 华为技术有限公司 | 数据移动、将数据设置为无效的方法、处理器及系统 |
GB2560336B (en) * | 2017-03-07 | 2020-05-06 | Imagination Tech Ltd | Address generators for verifying integrated circuit hardware designs for cache memory |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3761883A (en) * | 1972-01-20 | 1973-09-25 | Ibm | Storage protect key array for a multiprocessing system |
FR2344093A1 (fr) * | 1976-03-10 | 1977-10-07 | Cii | Systeme de gestion coherente d'une hierarchie de memoires |
US4156906A (en) * | 1977-11-22 | 1979-05-29 | Honeywell Information Systems Inc. | Buffer store including control apparatus which facilitates the concurrent processing of a plurality of commands |
US4315312A (en) * | 1979-12-19 | 1982-02-09 | Ncr Corporation | Cache memory having a variable data block size |
US4400770A (en) * | 1980-11-10 | 1983-08-23 | International Business Machines Corporation | Cache synonym detection and handling means |
US4437149A (en) * | 1980-11-17 | 1984-03-13 | International Business Machines Corporation | Cache memory architecture with decoding |
US4513367A (en) * | 1981-03-23 | 1985-04-23 | International Business Machines Corporation | Cache locking controls in a multiprocessor |
DE3138972A1 (de) * | 1981-09-30 | 1983-04-14 | Siemens AG, 1000 Berlin und 8000 München | Onchip mikroprozessorchachespeichersystem und verfahren zu seinem betrieb |
US4442487A (en) * | 1981-12-31 | 1984-04-10 | International Business Machines Corporation | Three level memory hierarchy using write and share flags |
US4506323A (en) * | 1982-03-03 | 1985-03-19 | Sperry Corporation | Cache/disk file status indicator with data protection feature |
US4464717A (en) * | 1982-03-31 | 1984-08-07 | Honeywell Information Systems Inc. | Multilevel cache system with graceful degradation capability |
US4616310A (en) * | 1983-05-20 | 1986-10-07 | International Business Machines Corporation | Communicating random access memory |
US4775955A (en) * | 1985-10-30 | 1988-10-04 | International Business Machines Corporation | Cache coherence mechanism based on locking |
JPS62145340A (ja) * | 1985-12-20 | 1987-06-29 | Toshiba Corp | キヤツシユメモリ制御方式 |
US4811208A (en) * | 1986-05-16 | 1989-03-07 | Intel Corporation | Stack frame cache on a microprocessor chip |
US4811209A (en) * | 1986-07-31 | 1989-03-07 | Hewlett-Packard Company | Cache memory with multiple valid bits for each data indication the validity within different contents |
EP0325422B1 (de) * | 1988-01-20 | 1996-05-15 | Advanced Micro Devices, Inc. | Integrierte Cachespeichereinheit |
US5025366A (en) * | 1988-01-20 | 1991-06-18 | Advanced Micro Devices, Inc. | Organization of an integrated cache unit for flexible usage in cache system design |
ATE109910T1 (de) * | 1988-01-20 | 1994-08-15 | Advanced Micro Devices Inc | Organisation eines integrierten cachespeichers zur flexiblen anwendung zur unterstützung von multiprozessor-operationen. |
-
1988
- 1988-01-20 US US07/146,020 patent/US5136691A/en not_active Expired - Lifetime
-
1989
- 1989-01-18 DE DE68917325T patent/DE68917325T2/de not_active Expired - Lifetime
- 1989-01-18 EP EP89300432A patent/EP0325419B1/de not_active Expired - Lifetime
- 1989-01-18 AT AT89300432T patent/ATE109909T1/de not_active IP Right Cessation
- 1989-01-18 ES ES89300432T patent/ES2057099T3/es not_active Expired - Lifetime
- 1989-01-19 JP JP01093789A patent/JP3158161B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH01239637A (ja) | 1989-09-25 |
US5136691A (en) | 1992-08-04 |
EP0325419A3 (de) | 1991-01-02 |
ATE109909T1 (de) | 1994-08-15 |
ES2057099T3 (es) | 1994-10-16 |
DE68917325T2 (de) | 1995-03-02 |
EP0325419B1 (de) | 1994-08-10 |
EP0325419A2 (de) | 1989-07-26 |
JP3158161B2 (ja) | 2001-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68917325T2 (de) | Verfahren und Vorrichtung zum Schreiben gegenseitiger verriegelter Variablen in einen integrierten Cachespeicher. | |
BR9504355A (pt) | Processo de carregamento de uma zona de memória protegida de um dispositivo de processamento de dados e dispositivo associado | |
EP0343567A3 (de) | Mehrprozessoranordnung und Cache-Speichervorrichtung zur Verwendung in dieser Anordnung | |
DE69031139T2 (de) | Verfahren und Vorrichtung zum Ordnen und in Warteschlangesetzen mehrerer Speicherzugriffsanforderungen | |
DE68926094T2 (de) | Hochgeschwindigkeits-Verarbeitungssystem für Rechnergraphik | |
DE3882977T2 (de) | Verfahren und anordnung zur implementierung von mehrverriegelungsanzeigen in einem multiprozessordatenverarbeitungssystem. | |
BR8900358A (pt) | Processo e sistema de carregamento(de programa)em sistema para processamento distribuido | |
DE3582962D1 (de) | Verfahren und vorrichtung zum speicherzugriff in mehrprozessorsystemen. | |
DE69110665T2 (de) | Verfahren und anordnung für die zugangs- und informationsverfälschungskontrolle in rechnersystemen. | |
PL292368A1 (en) | Method of associativelly parallel data processing and data processing system therefor | |
ATE106582T1 (de) | Verfahren und gerät zur fehlerkorrektur in einem aus parallelem prozessor bestehenden datenverarbeitungssystem. | |
DE3855732D1 (de) | Flexible mitlaufende Informationseinrichtung und -methode für Datenverarbeitungseinheiten | |
BR9904295A (pt) | Instrumento para processamento, incubador bem como módulo para lavagem de dispositivos de ensaio | |
ATE526630T1 (de) | Verfahren und vorrichtung zur pipeline- verarbeitung von geordnete eingabe/ausgabe- transaktionen in einem cachekoharenten mehrprozessorsystem | |
EP0358863A3 (de) | Laden/Speichern mit Schreibabsicht für Nachschreib-Cache-Speicher | |
DE602006012678D1 (de) | Verfahren und vorrichtung zur verwaltung von cache-speicherzugriffen | |
KR900012279A (ko) | 데이타 처리 시스템에서의 오퍼랜드 이용도를 증가시키는 장치 및 방법 | |
DE69324967T2 (de) | Cache-Speicherfehlgriffvorhersageverfahren und -vorrichtung für einen nach Seiten organisierten Hauptspeicher in einem Datenverarbeitungssystem | |
DE68925336D1 (de) | Datenverarbeitungsvorrichtung mit Cache-Speicher | |
KR890702114A (ko) | 데이타 처리 시스템 및 내장 프로그램 제어기 장치 | |
DE69330768T2 (de) | Verfahren und Vorrichtung zum Betrieb eines Multiprozessor-Rechnersystems mit Cachespeichern | |
EP0194024A3 (en) | Apparatus and method for controlling access in a multi-cache data processing system | |
BR8406089A (pt) | Processo para controlar memoria intermediaria em aparelho de processamento de dados | |
DE69430973D1 (de) | Informationsverarbeitungssystem mit einem Cachespeicher und Vorrichtung zur Datenvorausholung | |
DE69230528D1 (de) | Vorrichtung und verfahren für schnelle e/a-übertragung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |