FR2344093A1 - Systeme de gestion coherente d'une hierarchie de memoires - Google Patents
Systeme de gestion coherente d'une hierarchie de memoiresInfo
- Publication number
- FR2344093A1 FR2344093A1 FR7606877A FR7606877A FR2344093A1 FR 2344093 A1 FR2344093 A1 FR 2344093A1 FR 7606877 A FR7606877 A FR 7606877A FR 7606877 A FR7606877 A FR 7606877A FR 2344093 A1 FR2344093 A1 FR 2344093A1
- Authority
- FR
- France
- Prior art keywords
- level
- operating system
- data transfer
- coherent data
- set operating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7606877A FR2344093A1 (fr) | 1976-03-10 | 1976-03-10 | Systeme de gestion coherente d'une hierarchie de memoires |
DE19772710502 DE2710502A1 (de) | 1976-03-10 | 1977-03-10 | Anordnung zur kohaerenten leitung einer speicherhierarchie |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7606877A FR2344093A1 (fr) | 1976-03-10 | 1976-03-10 | Systeme de gestion coherente d'une hierarchie de memoires |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2344093A1 true FR2344093A1 (fr) | 1977-10-07 |
FR2344093B1 FR2344093B1 (fr) | 1978-12-08 |
Family
ID=9170232
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7606877A Granted FR2344093A1 (fr) | 1976-03-10 | 1976-03-10 | Systeme de gestion coherente d'une hierarchie de memoires |
Country Status (2)
Country | Link |
---|---|
DE (1) | DE2710502A1 (fr) |
FR (1) | FR2344093A1 (fr) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0325419A2 (fr) * | 1988-01-20 | 1989-07-26 | Advanced Micro Devices, Inc. | Méthode et dispositif pour mettre en antémémoire des variables interverrouillées dans une antémémoire intégrée |
EP0325421A2 (fr) * | 1988-01-20 | 1989-07-26 | Advanced Micro Devices, Inc. | Organisation d'un antémémoire intégrée à usage flexible pour supporter des opérations de multiprocesseurs |
EP0325422A2 (fr) * | 1988-01-20 | 1989-07-26 | Advanced Micro Devices, Inc. | Unité d'antémémoire intégrée |
-
1976
- 1976-03-10 FR FR7606877A patent/FR2344093A1/fr active Granted
-
1977
- 1977-03-10 DE DE19772710502 patent/DE2710502A1/de not_active Ceased
Non-Patent Citations (2)
Title |
---|
PUBLICATION US: "IBM TECHNICAL DISCLOSURE BULLETIN" VOLUME 15, NO. 9, FEVRIER 1973, PAGES 2813 A 2816, ARTICLE: "DETECTING DISCREPANT SEGMENTS IN A PAGING ENVIRONMENT" KRUSKAL ) * |
PUBLICATION US: "IBM TECHNICAL DISCLOSURE BULLETIN", VOLUME 16, NO. 6, NOVEMBRE 1973, PAGES 1847 ET 1848, ARTICLE: "MULTIPROCESSOR INTERFACE" BOEHNER E.A. * |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0325419A2 (fr) * | 1988-01-20 | 1989-07-26 | Advanced Micro Devices, Inc. | Méthode et dispositif pour mettre en antémémoire des variables interverrouillées dans une antémémoire intégrée |
EP0325421A2 (fr) * | 1988-01-20 | 1989-07-26 | Advanced Micro Devices, Inc. | Organisation d'un antémémoire intégrée à usage flexible pour supporter des opérations de multiprocesseurs |
EP0325422A2 (fr) * | 1988-01-20 | 1989-07-26 | Advanced Micro Devices, Inc. | Unité d'antémémoire intégrée |
EP0325419A3 (fr) * | 1988-01-20 | 1991-01-02 | Advanced Micro Devices, Inc. | Méthode et dispositif pour mettre en antémémoire des variables interverrouillées dans une antémémoire intégrée |
EP0325422A3 (fr) * | 1988-01-20 | 1991-01-09 | Advanced Micro Devices, Inc. | Unité d'antémémoire intégrée |
EP0325421A3 (fr) * | 1988-01-20 | 1991-01-16 | Advanced Micro Devices, Inc. | Organisation d'un antémémoire intégrée à usage flexible pour supporter des opérations de multiprocesseurs |
US5627992A (en) * | 1988-01-20 | 1997-05-06 | Advanced Micro Devices | Organization of an integrated cache unit for flexible usage in supporting microprocessor operations |
Also Published As
Publication number | Publication date |
---|---|
FR2344093B1 (fr) | 1978-12-08 |
DE2710502A1 (de) | 1977-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS533029A (en) | Electronic computer | |
EP0268865A3 (fr) | Méthode et dispositif afin d'obtenir un temps plus rapide de mise à jour pendant un cycle de point fixe de contrôle | |
SE8104981L (sv) | Metod och anordning for adressering av ett minne | |
FR2344093A1 (fr) | Systeme de gestion coherente d'une hierarchie de memoires | |
JPS5525812A (en) | Writing system for error correction code | |
JPS5216933A (en) | Information management apparatus | |
JPS53102719A (en) | Auxiliary track switching system for magnetic disc | |
JPS54142938A (en) | Pattern generation system for display unit | |
JPS5274240A (en) | Lsi data processing system | |
JPS5710846A (en) | Information processing equipment | |
JPS54148439A (en) | Information memory unit | |
JPS5247329A (en) | Data processing unit | |
JPS5216942A (en) | Information management method for electronic cash register | |
JPS6436349A (en) | Address developing circuit | |
JPS5240311A (en) | Data writing equipment for magnetic cards | |
JPS5374857A (en) | Data processor | |
JPS5616984A (en) | Paging processing system | |
JPS5361236A (en) | Memory access control system | |
JPS54129934A (en) | Data access control system | |
JPS51142939A (en) | Data processor | |
JPS5368916A (en) | Display system | |
JPS54142021A (en) | Data process system | |
JPS5422729A (en) | Information processor | |
JPS5643896A (en) | Key telephone control circuit | |
JPS5250644A (en) | Buffer memory |