JPS54142021A - Data process system - Google Patents
Data process systemInfo
- Publication number
- JPS54142021A JPS54142021A JP5055878A JP5055878A JPS54142021A JP S54142021 A JPS54142021 A JP S54142021A JP 5055878 A JP5055878 A JP 5055878A JP 5055878 A JP5055878 A JP 5055878A JP S54142021 A JPS54142021 A JP S54142021A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- information
- address
- registers
- buffer memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To enhance the probability for existence of the desired information on the buffer memory by forming the buffer memory with n-pairs of block units and then providing the memory address register to the buffer memory in 1:1 ratio correspondence.
CONSTITUTION: The information on main memory 1 is stored into buffer memory 2 in the block unit of 2-0, 2-1W2-n and also corresponded in 1:1 to address registers 3-0, 3-1W3-n. At the same time, registers 3-0, 3-1W3-n are corresponded to the memory contents on memory 1 based on decision at the CPU side. In other words, the address information is set to register 3-0 to give an access to the order information on memory 1, and the address information is set to other registers 3-1W3-n to give an access to the operation information of memory 1 respectively.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5055878A JPS54142021A (en) | 1978-04-27 | 1978-04-27 | Data process system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5055878A JPS54142021A (en) | 1978-04-27 | 1978-04-27 | Data process system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54142021A true JPS54142021A (en) | 1979-11-05 |
Family
ID=12862330
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5055878A Pending JPS54142021A (en) | 1978-04-27 | 1978-04-27 | Data process system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54142021A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61271572A (en) * | 1985-05-28 | 1986-12-01 | Toshiba Corp | Cache memory |
-
1978
- 1978-04-27 JP JP5055878A patent/JPS54142021A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61271572A (en) * | 1985-05-28 | 1986-12-01 | Toshiba Corp | Cache memory |
JPH056705B2 (en) * | 1985-05-28 | 1993-01-27 | Tokyo Shibaura Electric Co |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57105879A (en) | Control system for storage device | |
EP0251056A3 (en) | Cache tag lookaside | |
JPS5319728A (en) | Data treansfer processing system | |
JPS54142021A (en) | Data process system | |
JPS54109728A (en) | Memory device | |
JPS53126828A (en) | Storage control unit | |
JPS559228A (en) | Memory request control system | |
JPS5533214A (en) | Information processing system | |
JPS55118170A (en) | Memory access device | |
JPS5621245A (en) | Detection system of address coincidence system | |
JPS52130249A (en) | Register write-in system | |
JPS5545169A (en) | Memory unit | |
JPS5638631A (en) | Data transfer apparatus | |
JPS5562576A (en) | Information processing unit with address conversion function | |
JPS5339032A (en) | Branch control system | |
JPS5733479A (en) | Buffer invalidation control system | |
JPS57157370A (en) | Dot extraction processing system in closed loop | |
JPS54128636A (en) | Cash memory control system | |
JPS55112661A (en) | Memory control unit | |
JPS5750378A (en) | Control system of data processor | |
JPS5532159A (en) | Memory system | |
JPS5593580A (en) | Buffer memory control system | |
JPS56116139A (en) | Production system of transfer data quantity | |
JPS5544668A (en) | Rounding operation control system | |
JPS5474335A (en) | Buffer memory unit |