JPS5544668A - Rounding operation control system - Google Patents
Rounding operation control systemInfo
- Publication number
- JPS5544668A JPS5544668A JP11839478A JP11839478A JPS5544668A JP S5544668 A JPS5544668 A JP S5544668A JP 11839478 A JP11839478 A JP 11839478A JP 11839478 A JP11839478 A JP 11839478A JP S5544668 A JPS5544668 A JP S5544668A
- Authority
- JP
- Japan
- Prior art keywords
- rounding
- result
- data
- integer
- case
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Calculators And Similar Devices (AREA)
Abstract
PURPOSE: To secure the coincidence between the display data and the internal holding data and thus to increase the operation accuracy of the continuous operation by memorizing the data before the rounding operation into the register in case the rounding operation result does not show an integer.
CONSTITUTION: Operation part 4 carries out the operation by receiving the data from RAM2 which is a register possessing the memory capacity larger by one digit than the display digit number of display part 5. The operation result is given to memory M1 as well as to rounding circuit 4b to perform the rounding process to give rounding to the nearest whole number for the lowest digit of the data, and then given to memory M2. In this case, the result of the rounding process undergoes the judgement by integer decision circuit 8 whether it is an integer or not. And in case the result features an integer, the contents of M2 is written into RAM2; while the contents of M1 is written into RAM2 in case the result is not an integer respectively. As a result, the coincidence is obtained between the display data after the rounding process and the internal holding data, thus increasing the accuracy for the continuous operation.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53118394A JPS6027416B2 (en) | 1978-09-26 | 1978-09-26 | Rounding operation control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53118394A JPS6027416B2 (en) | 1978-09-26 | 1978-09-26 | Rounding operation control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5544668A true JPS5544668A (en) | 1980-03-29 |
JPS6027416B2 JPS6027416B2 (en) | 1985-06-28 |
Family
ID=14735583
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53118394A Expired JPS6027416B2 (en) | 1978-09-26 | 1978-09-26 | Rounding operation control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6027416B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01136232A (en) * | 1987-11-24 | 1989-05-29 | Nec Corp | Numerical arithmetic processor |
JPH0512385A (en) * | 1990-04-03 | 1993-01-22 | Mitsubishi Electric Corp | Cad/cam device |
-
1978
- 1978-09-26 JP JP53118394A patent/JPS6027416B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01136232A (en) * | 1987-11-24 | 1989-05-29 | Nec Corp | Numerical arithmetic processor |
JPH0512385A (en) * | 1990-04-03 | 1993-01-22 | Mitsubishi Electric Corp | Cad/cam device |
Also Published As
Publication number | Publication date |
---|---|
JPS6027416B2 (en) | 1985-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5336430A (en) | Character print system for program calculator | |
JPS5549779A (en) | Standard memory take-in method | |
JPS5544668A (en) | Rounding operation control system | |
JPS54117640A (en) | Memory address designation system | |
JPS52149036A (en) | Detection method for memory capacity | |
JPS5293243A (en) | Data processing unit performing preceding control | |
JPS52139333A (en) | Data input system for cash register | |
JPS54110751A (en) | Electronic cash register | |
JPS54106133A (en) | Buffer memory fault control system | |
JPS5661096A (en) | Error detection system for read only memory electrically erasable | |
JPS5472646A (en) | High level language processing device | |
JPS54127624A (en) | Electronic apparatus | |
JPS5544604A (en) | Display data process system | |
JPS522237A (en) | Data processing apparatus | |
JPS54142021A (en) | Data process system | |
JPS5658185A (en) | Buffer memory control device | |
JPS5750378A (en) | Control system of data processor | |
JPS5727347A (en) | Performance measuring system for data processing system | |
JPS5785162A (en) | Picture memory access control system | |
JPS57100677A (en) | Data processor | |
JPS53124015A (en) | Facsimile signal decoding device | |
JPS576967A (en) | Data transfer system | |
JPS5417635A (en) | Flashing display system for character data | |
JPS52140246A (en) | Information processing unit | |
JPS56166558A (en) | Method and device for interruption priority determination |