DE69230528D1 - Vorrichtung und verfahren für schnelle e/a-übertragung - Google Patents

Vorrichtung und verfahren für schnelle e/a-übertragung

Info

Publication number
DE69230528D1
DE69230528D1 DE69230528T DE69230528T DE69230528D1 DE 69230528 D1 DE69230528 D1 DE 69230528D1 DE 69230528 T DE69230528 T DE 69230528T DE 69230528 T DE69230528 T DE 69230528T DE 69230528 D1 DE69230528 D1 DE 69230528D1
Authority
DE
Germany
Prior art keywords
memory
cpu
data byte
data
transferred
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69230528T
Other languages
English (en)
Other versions
DE69230528T2 (de
Inventor
G Sinks
W Donner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Echelon Corp
Original Assignee
Echelon Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Echelon Corp filed Critical Echelon Corp
Application granted granted Critical
Publication of DE69230528D1 publication Critical patent/DE69230528D1/de
Publication of DE69230528T2 publication Critical patent/DE69230528T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
DE69230528T 1991-03-26 1992-03-20 Vorrichtung und verfahren für schnelle e/a-übertragung Expired - Fee Related DE69230528T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/675,448 US5206935A (en) 1991-03-26 1991-03-26 Apparatus and method for fast i/o data transfer in an intelligent cell
PCT/US1992/002292 WO1992017846A1 (en) 1991-03-26 1992-03-20 Apparatus and method for fast i/o transfer

Publications (2)

Publication Number Publication Date
DE69230528D1 true DE69230528D1 (de) 2000-02-10
DE69230528T2 DE69230528T2 (de) 2000-08-10

Family

ID=24710544

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69230528T Expired - Fee Related DE69230528T2 (de) 1991-03-26 1992-03-20 Vorrichtung und verfahren für schnelle e/a-übertragung

Country Status (6)

Country Link
US (1) US5206935A (de)
EP (1) EP0578749B1 (de)
AT (1) ATE188561T1 (de)
AU (1) AU1757192A (de)
DE (1) DE69230528T2 (de)
WO (1) WO1992017846A1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745711A (en) * 1991-10-23 1998-04-28 Hitachi, Ltd. Display control method and apparatus for an electronic conference
US5778255A (en) * 1995-10-10 1998-07-07 International Business Machines Corporation Method and system in a data processing system for decompressing multiple compressed bytes in a single machine cycle
US5805086A (en) * 1995-10-10 1998-09-08 International Business Machines Corporation Method and system for compressing data that facilitates high-speed data decompression
JPH10154125A (ja) * 1996-11-26 1998-06-09 Toshiba Corp Ｄｍａデータ転送装置および同装置を使用した動画像復号化装置並びにｄｍａデータ転送制御方法
US6434592B1 (en) * 1998-01-05 2002-08-13 Intel Corporation Method for accessing a network using programmed I/O in a paged, multi-tasking computer
US6606672B1 (en) * 1998-06-03 2003-08-12 Mustek Systems Inc. Single-chip-based electronic appliance using a data bus for reading and writing data concurrently
US7274706B1 (en) * 2001-04-24 2007-09-25 Syrus Ziai Methods and systems for processing network data
US7437282B2 (en) * 2005-09-22 2008-10-14 International Business Machines Corporation Method and apparatus to provide alternative stimulus to signals internal to a model actively running on a logic simulation hardware emulator

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR119649A (de) * 1975-03-24
US4204250A (en) * 1977-08-04 1980-05-20 Honeywell Information Systems Inc. Range count and main memory address accounting system
US4399503A (en) * 1978-06-30 1983-08-16 Bunker Ramo Corporation Dynamic disk buffer control unit
FR2445557B1 (fr) * 1978-12-29 1985-09-27 Cii Honeywell Bull Dispositif de transfert de donnees
US4379328A (en) * 1979-06-27 1983-04-05 Burroughs Corporation Linear sequencing microprocessor facilitating
US4374733A (en) * 1981-04-01 1983-02-22 Betz Laboratories, Inc. Method for treating aqueous mediums
US4419728A (en) * 1981-06-22 1983-12-06 Bell Telephone Laboratories, Incorporated Channel interface circuit providing virtual channel number translation and direct memory access
US4511960A (en) * 1982-01-15 1985-04-16 Honeywell Information Systems Inc. Data processing system auto address development logic for multiword fetch
JPS5987569A (ja) * 1982-11-11 1984-05-21 Toshiba Corp デ−タ自動連続処理回路
US4604695A (en) * 1983-09-30 1986-08-05 Honeywell Information Systems Inc. Nibble and word addressable memory arrangement
JP2618223B2 (ja) * 1984-07-27 1997-06-11 株式会社日立製作所 シングルチツプマイクロコンピユータ
JPH0642263B2 (ja) * 1984-11-26 1994-06-01 株式会社日立製作所 デ−タ処理装置
US4837677A (en) * 1985-06-14 1989-06-06 International Business Machines Corporation Multiple port service expansion adapter for a communications controller
US4792898A (en) * 1986-09-26 1988-12-20 Mccarthy Donald F Method and apparatus for temporarily storing multiple data records
US5091846A (en) * 1986-10-03 1992-02-25 Intergraph Corporation Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency
US4975869A (en) * 1987-08-06 1990-12-04 International Business Machines Corporation Fast emulator using slow processor
JP2633263B2 (ja) * 1987-09-14 1997-07-23 株式会社ハドソン データ転送制御装置
US4947484A (en) * 1987-11-10 1990-08-07 Echelon Systems Corporation Protocol for network having a plurality of intelligent cells
US4912631A (en) * 1987-12-16 1990-03-27 Intel Corporation Burst mode cache with wrap-around fill

Also Published As

Publication number Publication date
AU1757192A (en) 1992-11-02
WO1992017846A1 (en) 1992-10-15
US5206935A (en) 1993-04-27
DE69230528T2 (de) 2000-08-10
EP0578749A1 (de) 1994-01-19
EP0578749B1 (de) 2000-01-05
ATE188561T1 (de) 2000-01-15
EP0578749A4 (de) 1993-11-29

Similar Documents

Publication Publication Date Title
ATE170995T1 (de) Vorrichtung zur auflösung von einer variablen anzahl von möglichen speicherzugriffskonflikten in einem pipeline-rechnersystem und verfahren dazu
KR890015143A (ko) 다이렉트 메모리 액세스 제어장치
DE69728244D1 (de) Verfahren und Vorrichtung für die Fehlerbeseitigungsunterstützung eines Pipeline-Mikroprozessors
DE69531278D1 (de) Verfahren und Vorrichtung zum Laden einer geschützten Speicherzone in einem Datenverarbeitungsgerät
DE69228380T2 (de) Verfahren zur erhöhung der datenverarbeitungsgeschwindigkeit in einem rechnersystem
KR910012962A (ko) Dma제어기
KR930016879A (ko) 공유메모리로의 배타적 액세스를 실행하는 멀티프로세서 시스템
DE69230528D1 (de) Vorrichtung und verfahren für schnelle e/a-übertragung
ATE10401T1 (de) Datenverarbeitungssystem mit vorrichtung zum adressieren interner register.
WO1991014225A1 (en) Apparatus and method for providing a stall cache
KR910012955A (ko) 데이타 처리 시스템
JPS57117059A (en) Multiprocessor system
KR870000650A (ko) 프로세서에 입/출력 고지를 하기 위한 방법 및 장치
JPS57203161A (en) One-chip microcomputer
EP0798644A3 (de) Verfahren und Vorrichtung zum Zugriff zu einem Chip-auswählbaren Gerät in einem Datenverarbeitungssystem
JPS5890247A (ja) 情報処理装置のパイプライン制御方式
KR890015119A (ko) 데이타 처리기
JPS57164347A (en) Undefined instruction detector for one chip microcomputer
JPS57203162A (en) One-chip microcomputer
JPS60195661A (ja) デ−タ処理システム
JPS5922142A (ja) デ−タ処理装置
JPS6049464A (ja) マルチプロセッサ計算機におけるプロセッサ間通信方式
ATE184408T1 (de) Verfahren und schaltungsanordnung für das laden von rechnern mit einem rechnerstartprogramm
JPS5778692A (en) Memory access system of electronic computer
DE69132670T2 (de) Verfahren zum asynchronen zugriff zu einem gemeinsamen speicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee