KR900012279A - 데이타 처리 시스템에서의 오퍼랜드 이용도를 증가시키는 장치 및 방법 - Google Patents

데이타 처리 시스템에서의 오퍼랜드 이용도를 증가시키는 장치 및 방법

Info

Publication number
KR900012279A
KR900012279A KR1019900000145A KR900000145A KR900012279A KR 900012279 A KR900012279 A KR 900012279A KR 1019900000145 A KR1019900000145 A KR 1019900000145A KR 900000145 A KR900000145 A KR 900000145A KR 900012279 A KR900012279 A KR 900012279A
Authority
KR
South Korea
Prior art keywords
utilization
data processing
processing systems
operand
increasing
Prior art date
Application number
KR1019900000145A
Other languages
English (en)
Other versions
KR950000549B1 (ko
Inventor
에프. 조이스 토마스
티. 미우 밍
피. 캘리 리차드
Original Assignee
뷸에이치 엔 인포메이션 시스템즈 인코오포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 뷸에이치 엔 인포메이션 시스템즈 인코오포레이티드 filed Critical 뷸에이치 엔 인포메이션 시스템즈 인코오포레이티드
Publication of KR900012279A publication Critical patent/KR900012279A/ko
Application granted granted Critical
Publication of KR950000549B1 publication Critical patent/KR950000549B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
KR1019900000145A 1989-01-05 1990-01-05 데이타 처리 시스템에서의 오퍼랜드 이용도를 증가시키는 장치 및 방법 KR950000549B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/294,529 US5123097A (en) 1989-01-05 1989-01-05 Apparatus and method for simultaneous execution of a write instruction and a succeeding read instruction in a data processing system with a store through cache strategy
US294,529 1989-01-05

Publications (2)

Publication Number Publication Date
KR900012279A true KR900012279A (ko) 1990-08-03
KR950000549B1 KR950000549B1 (ko) 1995-01-24

Family

ID=23133839

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900000145A KR950000549B1 (ko) 1989-01-05 1990-01-05 데이타 처리 시스템에서의 오퍼랜드 이용도를 증가시키는 장치 및 방법

Country Status (8)

Country Link
US (1) US5123097A (ko)
EP (1) EP0377436A3 (ko)
JP (1) JP2575219B2 (ko)
KR (1) KR950000549B1 (ko)
AU (1) AU616831B2 (ko)
CA (1) CA2007167C (ko)
SG (1) SG48794A1 (ko)
YU (1) YU47428B (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110377339A (zh) * 2019-08-17 2019-10-25 深圳芯英科技有限公司 长延时指令处理装置、方法以及设备、可读存储介质

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5313551A (en) * 1988-12-28 1994-05-17 North American Philips Corporation Multiport memory bypass under software control
US5051894A (en) * 1989-01-05 1991-09-24 Bull Hn Information Systems Inc. Apparatus and method for address translation of non-aligned double word virtual addresses
US5179679A (en) * 1989-04-07 1993-01-12 Shoemaker Kenneth D Apparatus and method for permitting reading of data from an external memory when data is stored in a write buffer in the event of a cache read miss
US5222240A (en) * 1990-02-14 1993-06-22 Intel Corporation Method and apparatus for delaying writing back the results of instructions to a processor
US5388226A (en) * 1992-10-05 1995-02-07 Motorola, Inc. Method and apparatus for accessing a register in a data processing system
US5471598A (en) * 1993-10-18 1995-11-28 Cyrix Corporation Data dependency detection and handling in a microprocessor with write buffer
US5615402A (en) * 1993-10-18 1997-03-25 Cyrix Corporation Unified write buffer having information identifying whether the address belongs to a first write operand or a second write operand having an extra wide latch
US6219773B1 (en) 1993-10-18 2001-04-17 Via-Cyrix, Inc. System and method of retiring misaligned write operands from a write buffer
US5740398A (en) * 1993-10-18 1998-04-14 Cyrix Corporation Program order sequencing of data in a microprocessor with write buffer
US5692152A (en) * 1994-06-29 1997-11-25 Exponential Technology, Inc. Master-slave cache system with de-coupled data and tag pipelines and loop-back
US5802586A (en) * 1995-02-27 1998-09-01 Motorola, Inc. Cache memory having a read-modify-write operation and simultaneous burst read and write operations and a method therefor
US5872946A (en) * 1997-06-11 1999-02-16 Advanced Micro Devices, Inc. Instruction alignment unit employing dual instruction queues for high frequency instruction dispatch
US7210026B2 (en) * 2002-06-28 2007-04-24 Sun Microsystems, Inc. Virtual register set expanding processor internal storage
US7890657B2 (en) * 2008-06-12 2011-02-15 Genband Us Llc System and method for correct routing and enforcement policy in a network having address or port translation
US20140281391A1 (en) * 2013-03-14 2014-09-18 Qualcomm Incorporated Method and apparatus for forwarding literal generated data to dependent instructions more efficiently using a constant cache

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4345309A (en) * 1980-01-28 1982-08-17 Digital Equipment Corporation Relating to cached multiprocessor system with pipeline timing
US4349871A (en) * 1980-01-28 1982-09-14 Digital Equipment Corporation Duplicate tag store for cached multiprocessor system
JPS6022376B2 (ja) * 1980-08-28 1985-06-01 日本電気株式会社 キャッシュメモリ制御装置
US4481573A (en) * 1980-11-17 1984-11-06 Hitachi, Ltd. Shared virtual address translation unit for a multiprocessor system
US4541045A (en) * 1981-09-21 1985-09-10 Racal-Milgo, Inc. Microprocessor architecture employing efficient operand and instruction addressing
US4521851A (en) * 1982-10-13 1985-06-04 Honeywell Information Systems Inc. Central processor
US4682281A (en) * 1983-08-30 1987-07-21 Amdahl Corporation Data storage unit employing translation lookaside buffer pointer
DE3581556D1 (de) * 1984-04-27 1991-03-07 Bull Hn Information Syst Steuerungsgeraet in einem digitalen computer.
US4933835A (en) * 1985-02-22 1990-06-12 Intergraph Corporation Apparatus for maintaining consistency of a cache memory with a primary memory
US4761733A (en) * 1985-03-11 1988-08-02 Celerity Computing Direct-execution microprogrammable microprocessor system
US4755936A (en) * 1986-01-29 1988-07-05 Digital Equipment Corporation Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles
EP0259095A3 (en) * 1986-08-27 1990-02-28 Amdahl Corporation Cache storage queue
US4891753A (en) * 1986-11-26 1990-01-02 Intel Corporation Register scorboarding on a microprocessor chip
US4811215A (en) * 1986-12-12 1989-03-07 Intergraph Corporation Instruction execution accelerator for a pipelined digital machine with virtual memory
GB2200483B (en) * 1987-01-22 1991-10-16 Nat Semiconductor Corp Memory referencing in a high performance microprocessor
US4802085A (en) * 1987-01-22 1989-01-31 National Semiconductor Corporation Apparatus and method for detecting and handling memory-mapped I/O by a pipelined microprocessor
IT1202687B (it) * 1987-03-25 1989-02-09 Honeywell Inf Systems Memoria tampone a predizione di hit
US5051894A (en) * 1989-01-05 1991-09-24 Bull Hn Information Systems Inc. Apparatus and method for address translation of non-aligned double word virtual addresses

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110377339A (zh) * 2019-08-17 2019-10-25 深圳芯英科技有限公司 长延时指令处理装置、方法以及设备、可读存储介质
CN110377339B (zh) * 2019-08-17 2024-03-01 中昊芯英(杭州)科技有限公司 长延时指令处理装置、方法以及设备、可读存储介质

Also Published As

Publication number Publication date
CA2007167A1 (en) 1990-07-05
EP0377436A3 (en) 1991-11-21
JP2575219B2 (ja) 1997-01-22
US5123097A (en) 1992-06-16
SG48794A1 (en) 1998-05-18
KR950000549B1 (ko) 1995-01-24
AU4762790A (en) 1990-07-12
EP0377436A2 (en) 1990-07-11
YU1890A (sh) 1994-04-05
YU47428B (sh) 1995-03-27
CA2007167C (en) 1994-04-05
AU616831B2 (en) 1991-11-07
JPH02239331A (ja) 1990-09-21

Similar Documents

Publication Publication Date Title
DE69424610T2 (de) Datenverarbeitungs-anlage und -verfahren
EP0753176A4 (en) METHOD AND APPARATUS FOR DATA ACCESS IN A DIGITAL COMPUTER SYSTEM WITH SEVERAL PROCESSORS
EP0690373A4 (en) INSTRUCTION PROCESSING CIRCUIT IN A COMPUTER SYSTEM
KR910003490A (ko) 병렬처리장치 및 병렬처리방법
KR930008035B1 (en) Data processing system with instruction tag apparatus
KR890010722A (ko) 서로 다른 시스템으로 작동하는 데이타 처리 시스템에 있어서, 자원을 분할하여 변경 가능하게 실행하기 위한 장치 및 방법
DE69426138T2 (de) Bilddatenverarbeitungs-Einrichtung und -Verfahren
KR930701794A (ko) 데이타 프로세서 및 데이타 처리방법
DE69024571T2 (de) Informationsverarbeitungsverfahren und -vorrichtung
DE69033434D1 (de) Datenverarbeitungssystem und Datenübertragungs- und -verarbeitungsverfahren
KR900012279A (ko) 데이타 처리 시스템에서의 오퍼랜드 이용도를 증가시키는 장치 및 방법
DE69321763D1 (de) Datenverarbeitungsverfahren und -vorrichtung
DE69231053T2 (de) Datenverarbeitungssystem und -methode
DE69229771T2 (de) Datenverarbeitungsverfahren und -vorrichtung
GB2237908B (en) Method and apparatus for parallel processing data
DE69230901D1 (de) Graphisches Datenverarbeitungssystem und -verfahren
DE3786330T2 (de) Paralleldatenverarbeitungsvorrichtung und -verfahren.
KR960011743A (ko) 데이타 처리 시스템에 관한 장치 및 방법
KR890017624A (ko) 컴퓨터 그래픽스의 문자 그리고/또는 도형처리 방법 및 그의 장치
DE69132552T2 (de) Bilddatenverarbeitungsverfahren und -vorrichtung
EP0460625A3 (en) Optical information processing apparatus and method using computer generated hologram
DE69033422D1 (de) Datenverarbeitungsgerät und -verfahren
DE68926915D1 (de) Informationsverarbeitungsgerät und -methode
IL93964A0 (en) Method for processing an instruction sequence in computer systems
DE69132007D1 (de) Graphisches Verarbeitungsgerät, -verfahren und -computerprogram

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010117

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee