DE60315289D1 - Zelle mit festgelegter ausgabespannung für eine integrierte schaltung - Google Patents

Zelle mit festgelegter ausgabespannung für eine integrierte schaltung

Info

Publication number
DE60315289D1
DE60315289D1 DE60315289T DE60315289T DE60315289D1 DE 60315289 D1 DE60315289 D1 DE 60315289D1 DE 60315289 T DE60315289 T DE 60315289T DE 60315289 T DE60315289 T DE 60315289T DE 60315289 D1 DE60315289 D1 DE 60315289D1
Authority
DE
Germany
Prior art keywords
cell
output voltage
integrated circuit
determined output
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60315289T
Other languages
English (en)
Other versions
DE60315289T2 (de
Inventor
Silva Patrick Da
Laurent Souef
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Application granted granted Critical
Publication of DE60315289D1 publication Critical patent/DE60315289D1/de
Publication of DE60315289T2 publication Critical patent/DE60315289T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
DE60315289T 2002-05-22 2003-05-15 Zelle mit festgelegter ausgabespannung für eine integrierte schaltung Expired - Lifetime DE60315289T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR0206227 2002-05-22
FR0206227A FR2840074A1 (fr) 2002-05-22 2002-05-22 Cellule de tension fixe pour circuit integre
PCT/IB2003/002077 WO2003098244A1 (en) 2002-05-22 2003-05-15 Cell with fixed output voltage for integrated circuit

Publications (2)

Publication Number Publication Date
DE60315289D1 true DE60315289D1 (de) 2007-09-13
DE60315289T2 DE60315289T2 (de) 2008-05-08

Family

ID=29414984

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60315289T Expired - Lifetime DE60315289T2 (de) 2002-05-22 2003-05-15 Zelle mit festgelegter ausgabespannung für eine integrierte schaltung

Country Status (10)

Country Link
US (2) US7459928B2 (de)
EP (1) EP1509778B1 (de)
JP (1) JP2005526429A (de)
KR (1) KR20050007548A (de)
CN (1) CN100414314C (de)
AT (1) ATE368866T1 (de)
AU (1) AU2003230145A1 (de)
DE (1) DE60315289T2 (de)
FR (1) FR2840074A1 (de)
WO (1) WO2003098244A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102008060663A1 (de) * 2008-12-08 2010-06-10 KROHNE Meßtechnik GmbH & Co. KG Schaltungsanordnung zur Erzeugung kurzer elektrischer Impulse

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR910002236B1 (ko) * 1986-08-04 1991-04-08 미쓰비시 뎅기 가부시끼가이샤 반도체집적회로장치
EP0369047A1 (de) * 1988-11-15 1990-05-23 Siemens Aktiengesellschaft Anordnung zur Umschaltung eines Taktes auf einen Takt gleicher Frequenz aber nacheilender Taktphase
JP3640671B2 (ja) * 1993-12-16 2005-04-20 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴイ 固定論理値を出力する手段の出力と回路の入力との間の接続を検査する装置及び方法
US5574853A (en) 1994-01-03 1996-11-12 Texas Instruments Incorporated Testing integrated circuit designs on a computer simulation using modified serialized scan patterns
US5444404A (en) * 1994-03-03 1995-08-22 Vlsi Technology, Inc. Scan flip-flop with power saving feature
US6014762A (en) * 1997-06-23 2000-01-11 Sun Microsystems, Inc. Method and apparatus for scan test of SRAM for microprocessor without full scan capability
EP0992809A1 (de) * 1998-09-28 2000-04-12 Siemens Aktiengesellschaft Schaltungsanordnung mit deaktivierbarem Scanpfad
JP4579370B2 (ja) * 2000-04-24 2010-11-10 ルネサスエレクトロニクス株式会社 スキャンフリップフロップ回路及びこれを用いたスキャンテスト方法
DE60112616T2 (de) * 2000-10-02 2006-06-22 Koninklijke Philips Electronics N.V. Scan-test-system und methode zum manipulieren der logikwerte, die während normalbetrieb konstant bleiben

Also Published As

Publication number Publication date
DE60315289T2 (de) 2008-05-08
ATE368866T1 (de) 2007-08-15
WO2003098244A1 (en) 2003-11-27
EP1509778B1 (de) 2007-08-01
CN1656385A (zh) 2005-08-17
US20050180196A1 (en) 2005-08-18
JP2005526429A (ja) 2005-09-02
US7688103B2 (en) 2010-03-30
US20090051385A1 (en) 2009-02-26
CN100414314C (zh) 2008-08-27
AU2003230145A1 (en) 2003-12-02
FR2840074A1 (fr) 2003-11-28
EP1509778A1 (de) 2005-03-02
US7459928B2 (en) 2008-12-02
KR20050007548A (ko) 2005-01-19

Similar Documents

Publication Publication Date Title
US7640447B2 (en) Power supply system having standby power
WO2006118646A3 (en) Predictive methods and apparatus for non-volatile memory
TWI255994B (en) Integrated circuit having multiple modes of operation
WO2003102709A3 (en) Multimode voltage regulator
TW431046B (en) Battery state monitoring circuit and battery device
TWI256051B (en) Internal voltage generating circuit
JP2004364280A (ja) 線形および飽和領域で動作可能なパワーｍｏｓｆｅｔ用電流センス
EP1282130A3 (de) Leseverstärkersteuerschaltung und -verfahren für nichtflüchtige Speicheranordnung
DE602004011809D1 (de) Tstelle
ATE432168T1 (de) Steuerung für eine druckmaschine
DE19882290T1 (de) Optischer Treiber, Spannungssensor mit optischem Ausgangssignal und unter Verwendung dieser Komponenten areitendes IC-Testgerät
TW200703364A (en) Circuit and method of driving a word line of a memory device
ATE539475T1 (de) Spiegelsteuersystem
ATE464700T1 (de) Elektrische speisungssteuerungsvorrichtung für elektrogeräte, insbesondere lampen für eine öffentliche beleuchtung.
DE59807092D1 (de) Schnittstelle für ein lampenbetriebsgerät
DE60315289D1 (de) Zelle mit festgelegter ausgabespannung für eine integrierte schaltung
WO2002042783A3 (en) Vddq INTEGRATED CIRCUIT TESTING SYSTEM AND METHOD
EP1408406A3 (de) Recheneinheit und Datenladeverfahren zur schnellen Initialisierung der Recheneinheit
WO2005035316A3 (de) Schalteinrichtung zur detektion einer spannungsunterbrechung
KR930008854A (ko) 반도체 메모리의 내부전압공급장치
ATE224620T1 (de) Anordnung und methode für protokollumsetzung
EP1372156A3 (de) Datenausgabetreiber und Datenausgabeverfahren zur Minimisierung von Abweichungen der Datenausgabezeit durch Datenmuster verursacht
DK1633008T3 (da) Prop (diagnosesonde) til et flercellet batteri
TW200636414A (en) Integrated circuit with power gating function
DE10343004A1 (de) Vorrichtung und Verfahren zum automatischen Einstellen der Arbeitsfrequenz einer CPU

Legal Events

Date Code Title Description
8364 No opposition during term of opposition