DE60302440D1 - Schwingungsarme phasenregelschleife - Google Patents
Schwingungsarme phasenregelschleifeInfo
- Publication number
- DE60302440D1 DE60302440D1 DE60302440T DE60302440T DE60302440D1 DE 60302440 D1 DE60302440 D1 DE 60302440D1 DE 60302440 T DE60302440 T DE 60302440T DE 60302440 T DE60302440 T DE 60302440T DE 60302440 D1 DE60302440 D1 DE 60302440D1
- Authority
- DE
- Germany
- Prior art keywords
- loop
- phase
- frequency
- pll circuit
- locked
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 abstract 2
- 238000000034 method Methods 0.000 abstract 1
- 230000010355 oscillation Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Percussion Or Vibration Massage (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02075424 | 2002-02-01 | ||
EP02075424 | 2002-02-01 | ||
PCT/IB2003/000130 WO2003065586A2 (en) | 2002-02-01 | 2003-01-20 | Phase-locked-loop with reduced clock jitter |
Publications (2)
Publication Number | Publication Date |
---|---|
DE60302440D1 true DE60302440D1 (de) | 2005-12-29 |
DE60302440T2 DE60302440T2 (de) | 2006-08-03 |
Family
ID=27635862
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60302440T Expired - Lifetime DE60302440T2 (de) | 2002-02-01 | 2003-01-20 | Schwingungsarme phasenregelschleife |
Country Status (7)
Country | Link |
---|---|
US (1) | US7606343B2 (de) |
EP (1) | EP1474872B1 (de) |
JP (1) | JP4288178B2 (de) |
CN (1) | CN1332508C (de) |
AT (1) | ATE311040T1 (de) |
DE (1) | DE60302440T2 (de) |
WO (1) | WO2003065586A2 (de) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005223829A (ja) * | 2004-02-09 | 2005-08-18 | Nec Electronics Corp | 分数分周回路及びこれを用いたデータ伝送装置 |
US7457509B2 (en) | 2004-03-15 | 2008-11-25 | Koninklijke Philips Electronics N.V. | Light-guiding device and a method of guiding light |
US7873133B2 (en) * | 2005-06-30 | 2011-01-18 | Infinera Corporation | Recovery of client clock without jitter |
CN100438588C (zh) * | 2006-03-09 | 2008-11-26 | 炬力集成电路设计有限公司 | 一种电视编码器 |
KR101020513B1 (ko) * | 2008-09-04 | 2011-03-09 | 한국전자통신연구원 | 락 검출 회로 및 락 검출 방법 |
CN101742281B (zh) * | 2008-11-10 | 2011-10-12 | 奇景光电股份有限公司 | 用以降低节目时钟参考抖动的解调制器装置与解调制方法 |
TWI363498B (en) * | 2008-12-03 | 2012-05-01 | Ind Tech Res Inst | A tri-mode delay type phase lock loop |
CN101998118B (zh) * | 2009-08-31 | 2012-11-21 | 奇景光电股份有限公司 | 降低节目时钟参考抖动的接收器与解调制方法 |
US8258831B1 (en) * | 2009-11-09 | 2012-09-04 | Marvell Israel (M.I.S.L) Ltd. | Method and apparatus for clock generator lock detector |
CN103529723B (zh) * | 2013-10-30 | 2015-10-28 | 中国兵器工业集团第二一四研究所苏州研发中心 | 一种零静态功耗防触发抖动定时开关电路 |
JP6435683B2 (ja) * | 2014-07-23 | 2018-12-12 | 株式会社ソシオネクスト | Pll回路および半導体集積回路 |
CN107154800B (zh) * | 2016-03-03 | 2020-02-28 | 中兴通讯股份有限公司 | 一种锁相环失锁的检测系统及检测方法 |
CN108183708B (zh) * | 2018-01-17 | 2022-04-15 | 上海艾为电子技术股份有限公司 | 相位锁定检测方法及其电路、锁相环 |
FR3079374B1 (fr) * | 2018-03-21 | 2020-04-17 | Stmicroelectronics (Rousset) Sas | Procede de gestion du fonctionnement d'une boucle a verrouillage de phase, et circuit integre correspondant |
US10992303B2 (en) * | 2019-06-19 | 2021-04-27 | The Regents Of The University Of California | Low-power, low-noise millimeter wavelength frequency synthesizer |
US11381247B1 (en) | 2021-04-07 | 2022-07-05 | United Microelectronics Corp. | Method of detecting jitter in clock of apparatus and apparatus utilizing same |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4244043A (en) * | 1978-03-31 | 1981-01-06 | Citizen Watch Co., Ltd. | Frequency division system |
JPH0529932A (ja) * | 1991-07-24 | 1993-02-05 | Matsushita Electric Ind Co Ltd | クロツク切り換え装置 |
US5497126A (en) * | 1993-11-09 | 1996-03-05 | Motorola, Inc. | Phase synchronization circuit and method therefor for a phase locked loop |
JP3179382B2 (ja) * | 1997-08-27 | 2001-06-25 | 山形日本電気株式会社 | Pll回路 |
US6100767A (en) * | 1997-09-29 | 2000-08-08 | Sanyo Electric Co., Ltd. | Phase-locked loop with improved trade-off between lock-up time and power dissipation |
US6151076A (en) * | 1998-02-10 | 2000-11-21 | Tektronix, Inc. | System for phase-locking a clock to a digital audio signal embedded in a digital video signal |
US6308055B1 (en) * | 1998-05-29 | 2001-10-23 | Silicon Laboratories, Inc. | Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications |
US6104251A (en) * | 1998-08-31 | 2000-08-15 | Compaq Computer Corporation | Method and apparatus for providing transient suppression in a central processor unit (CPU) phase locked loop clock (PLL) clock signal synthesis circuit |
US6114888A (en) * | 1998-09-25 | 2000-09-05 | Conexant Systems, Inc. | Digital phase lock loop divider cycling method, apparatus, and communication system incorporating the same |
US6791379B1 (en) * | 1998-12-07 | 2004-09-14 | Broadcom Corporation | Low jitter high phase resolution PLL-based timing recovery system |
DE19946200A1 (de) * | 1999-09-27 | 2001-05-03 | Infineon Technologies Ag | Phasenregelkreis |
US6265947B1 (en) * | 2000-01-11 | 2001-07-24 | Ericsson Inc. | Power conserving phase-locked loop and method |
US6236278B1 (en) * | 2000-02-16 | 2001-05-22 | National Semiconductor Corporation | Apparatus and method for a fast locking phase locked loop |
WO2001067613A1 (fr) * | 2000-03-10 | 2001-09-13 | Sanyo Electric Co., Ltd. | Circuit pll |
JP2001285033A (ja) * | 2000-03-29 | 2001-10-12 | Sony Corp | シンセサイザ受信機 |
US6901127B1 (en) * | 2000-04-26 | 2005-05-31 | Sigmatel, Inc. | Method and apparatus for data recovery |
US6903617B2 (en) * | 2000-05-25 | 2005-06-07 | Silicon Laboratories Inc. | Method and apparatus for synthesizing high-frequency signals for wireless communications |
US6437616B1 (en) * | 2000-12-19 | 2002-08-20 | Ami Semiconductor, Inc. | Delay lock loop with wide frequency range capability |
US6512403B2 (en) * | 2001-02-14 | 2003-01-28 | Samsung Electronics Co., Ltd. | Phase-locked loop for reducing frequency lock time |
JP2002271193A (ja) * | 2001-03-06 | 2002-09-20 | Fujitsu Ltd | 位相同期発振器および通信装置 |
JP4567231B2 (ja) * | 2001-04-12 | 2010-10-20 | 株式会社日立製作所 | 波長変換器および波長多重光通信装置 |
US6504415B1 (en) * | 2001-08-28 | 2003-01-07 | Xilinx, Inc. | Clock distribution for improved jitter performance in high-speed communication circuits |
US6597249B2 (en) * | 2001-09-04 | 2003-07-22 | Prominenet Communications, Inc. | Fast coarse tuning control for PLL frequency synthesizer |
US7082178B2 (en) * | 2001-12-14 | 2006-07-25 | Seiko Epson Corporation | Lock detector circuit for dejitter phase lock loop (PLL) |
-
2003
- 2003-01-20 AT AT03700162T patent/ATE311040T1/de not_active IP Right Cessation
- 2003-01-20 CN CNB038030691A patent/CN1332508C/zh not_active Expired - Fee Related
- 2003-01-20 US US10/503,187 patent/US7606343B2/en active Active
- 2003-01-20 DE DE60302440T patent/DE60302440T2/de not_active Expired - Lifetime
- 2003-01-20 JP JP2003565053A patent/JP4288178B2/ja not_active Expired - Fee Related
- 2003-01-20 WO PCT/IB2003/000130 patent/WO2003065586A2/en active IP Right Grant
- 2003-01-20 EP EP03700162A patent/EP1474872B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
WO2003065586A3 (en) | 2003-11-27 |
ATE311040T1 (de) | 2005-12-15 |
WO2003065586A2 (en) | 2003-08-07 |
JP2005516520A (ja) | 2005-06-02 |
US20050084051A1 (en) | 2005-04-21 |
CN1625839A (zh) | 2005-06-08 |
US7606343B2 (en) | 2009-10-20 |
EP1474872A2 (de) | 2004-11-10 |
JP4288178B2 (ja) | 2009-07-01 |
EP1474872B1 (de) | 2005-11-23 |
CN1332508C (zh) | 2007-08-15 |
DE60302440T2 (de) | 2006-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60302440D1 (de) | Schwingungsarme phasenregelschleife | |
WO2005002055A3 (en) | Fractional-n synthesizer and method of programming the output phase | |
KR920005502A (ko) | 디지탈 위상 고정루프 | |
EP2312756A2 (de) | Doppelreferenzoszillator-Phasenregelschleife | |
TW200735537A (en) | Phase-locked loop circuit, delay-locked loop circuit and method of tuning output frequencies of the same | |
JP2007208367A (ja) | 同期信号生成装置、送信機及び制御方法 | |
JPH03132117A (ja) | 位相周波数比較器 | |
JPWO2003061129A1 (ja) | クロック生成回路 | |
JP2003347936A5 (de) | ||
JP2008042810A (ja) | Pll回路 | |
TW200419914A (en) | Voltage-controlled oscillator presetting circuit | |
JP2007189455A (ja) | 位相比較回路およびそれを用いたpll周波数シンセサイザ | |
ATE350807T1 (de) | Lineare digitale phasendetektion ohne toten bereich | |
ATE328393T1 (de) | Pll-schaltung | |
EP1280358A3 (de) | Vorrichtung und Verfahren zur Audiotaktrückgewinnung | |
TW200514355A (en) | Clock-generating system | |
JP2005151444A (ja) | 周波数シンセサイザ | |
JP2004153332A (ja) | クロック発生回路 | |
JP2877185B2 (ja) | クロック発生器 | |
WO2006036749A3 (en) | Apparatus and method of oscillating wideband frequency | |
JP2000350119A5 (ja) | クロック発生装置 | |
JP4651931B2 (ja) | シンセサイザ | |
JP2001292119A (ja) | タイミング抽出回路 | |
JPS6356018A (ja) | Pllの同期引き込み方式 | |
JPH0348526A (ja) | 発振回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Representative=s name: EISENFUEHR, SPEISER & PARTNER, 10178 BERLIN |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: NXP B.V., EINDHOVEN, NL |