ATE350807T1 - Lineare digitale phasendetektion ohne toten bereich - Google Patents

Lineare digitale phasendetektion ohne toten bereich

Info

Publication number
ATE350807T1
ATE350807T1 AT01953155T AT01953155T ATE350807T1 AT E350807 T1 ATE350807 T1 AT E350807T1 AT 01953155 T AT01953155 T AT 01953155T AT 01953155 T AT01953155 T AT 01953155T AT E350807 T1 ATE350807 T1 AT E350807T1
Authority
AT
Austria
Prior art keywords
phase
signal
output signal
generates
locked loop
Prior art date
Application number
AT01953155T
Other languages
English (en)
Inventor
Sven Mattisson
Hans Hagberg
Magnus Nilsson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Application granted granted Critical
Publication of ATE350807T1 publication Critical patent/ATE350807T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
    • H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
    • H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
AT01953155T 2000-05-30 2001-05-21 Lineare digitale phasendetektion ohne toten bereich ATE350807T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/580,632 US6985551B1 (en) 2000-05-30 2000-05-30 Linear dead-band-free digital phase detection

Publications (1)

Publication Number Publication Date
ATE350807T1 true ATE350807T1 (de) 2007-01-15

Family

ID=24321878

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01953155T ATE350807T1 (de) 2000-05-30 2001-05-21 Lineare digitale phasendetektion ohne toten bereich

Country Status (8)

Country Link
US (1) US6985551B1 (de)
EP (1) EP1297619B1 (de)
KR (1) KR100805997B1 (de)
AT (1) ATE350807T1 (de)
AU (1) AU7566901A (de)
DE (1) DE60125764T2 (de)
ES (1) ES2276806T3 (de)
WO (1) WO2001093418A2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7102447B2 (en) * 2004-05-04 2006-09-05 Telefonaktiebolaget L M Ericsson (Publ) XO-buffer robust to interference
US7512205B1 (en) * 2005-03-01 2009-03-31 Network Equipment Technologies, Inc. Baud rate generation using phase lock loops
US8537952B1 (en) 2007-03-08 2013-09-17 Marvell International Ltd. Fractional-N frequency synthesizer with separate phase and frequency detectors
US7764094B1 (en) 2007-03-28 2010-07-27 Marvell International Ltd. Clocking technique of multi-modulus divider for generating constant minimum on-time
US7929929B2 (en) 2007-09-25 2011-04-19 Motorola Solutions, Inc. Method and apparatus for spur reduction in a frequency synthesizer
US8604840B2 (en) * 2009-06-25 2013-12-10 Qualcomm Incorporated Frequency synthesizer noise reduction
US7911241B1 (en) * 2009-10-29 2011-03-22 Stmicroelectronics Design And Application Gmbh Frequency synthesizer circuit comprising a phase locked loop
WO2018224144A1 (en) 2017-06-07 2018-12-13 Telefonaktiebolaget Lm Ericsson (Publ) Phase control of phase locked loop
CN110061737B (zh) * 2019-04-26 2023-05-16 海光信息技术股份有限公司 相位锁定检测输出电路及全数字锁相环系统
CN114679173B (zh) * 2021-10-06 2022-08-30 绍兴圆方半导体有限公司 锁相环和时钟同步系统
CN118677456A (zh) * 2024-08-22 2024-09-20 成都电科星拓科技有限公司 鉴频鉴相器

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4818950A (en) * 1987-04-24 1989-04-04 Ncr Corporation Low jitter phase-locked loop
EP0410029B1 (de) * 1989-07-25 1995-01-04 Siemens Aktiengesellschaft Schaltungsanordnung zur Nachlaufsynchronisation
DE69107891T2 (de) 1990-05-21 1995-11-02 Nippon Electric Co Phasenregelschleifenschaltung.
KR960006292A (ko) 1994-07-28 1996-02-23 사또 겐이찌로 주파수위상비교기
US6049233A (en) * 1998-03-17 2000-04-11 Motorola, Inc. Phase detection apparatus
US6002273A (en) * 1998-10-05 1999-12-14 Motorola, Inc. Linear low noise phase-frequency detector

Also Published As

Publication number Publication date
EP1297619A2 (de) 2003-04-02
ES2276806T3 (es) 2007-07-01
WO2001093418A2 (en) 2001-12-06
US6985551B1 (en) 2006-01-10
KR20030017528A (ko) 2003-03-03
EP1297619B1 (de) 2007-01-03
DE60125764D1 (de) 2007-02-15
AU7566901A (en) 2001-12-11
KR100805997B1 (ko) 2008-02-26
WO2001093418A3 (en) 2002-04-18
DE60125764T2 (de) 2007-10-11

Similar Documents

Publication Publication Date Title
KR910017776A (ko) 위상동기회로
DE60007679D1 (de) PLL Schaltkreis
ATE350807T1 (de) Lineare digitale phasendetektion ohne toten bereich
SE9503702L (sv) Fastlåst loop
ATE311040T1 (de) Schwingungsarme phasenregelschleife
GB2289384A (en) Phase locked loop error suppression circuit and method
DE60305697D1 (de) Pll-schaltung
KR970013764A (ko) 위상 동기회로
KR960020001A (ko) 위상 비교 회로 및 위상 동기 회로
DE60102238D1 (de) Phasenverriegelungsschaltung
DE60005924D1 (de) Phasenregelschleife
ATE241230T1 (de) Kompensationsschaltung für geringe phasenverschiebungen in phasensregelschleifen
KR100346725B1 (ko) 위상동기루우프회로
JPH08335875A (ja) クロック発生器
KR940010711A (ko) 영상 검파 회로
KR960039655A (ko) 초고주파 발진기의 위상고정루프
JPH0590961A (ja) Ｐｌｌ回路
KR970004501A (ko) 개선된 위상 고정 루프(pll)회로를 구비한 클럭 발생 회로
JPH0458614A (ja) Ｐｌｌシンセサイザ
KR19990053766A (ko) 위상동기루프 회로
JP2007515083A (ja) 発振器の操向するための方法、及び発振器
KR930015358A (ko) Pll회로
KR980006935A (ko) 전압 제어 발진기의 자주 주파수 자동 조정 위상 동기 루프 장치
KR940017228A (ko) 주파수 제어회로
KR960009419A (ko) 위상동기루프(pll)회로

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties