DE60005924D1 - Phasenregelschleife - Google Patents

Phasenregelschleife

Info

Publication number
DE60005924D1
DE60005924D1 DE60005924T DE60005924T DE60005924D1 DE 60005924 D1 DE60005924 D1 DE 60005924D1 DE 60005924 T DE60005924 T DE 60005924T DE 60005924 T DE60005924 T DE 60005924T DE 60005924 D1 DE60005924 D1 DE 60005924D1
Authority
DE
Germany
Prior art keywords
comparison signal
control loop
phase control
voltage
outputted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60005924T
Other languages
English (en)
Other versions
DE60005924T2 (de
Inventor
Takushi Kimura
Masamichi Nakajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Fujitsu General Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu General Ltd filed Critical Fujitsu General Ltd
Application granted granted Critical
Publication of DE60005924D1 publication Critical patent/DE60005924D1/de
Publication of DE60005924T2 publication Critical patent/DE60005924T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S331/00—Oscillators
    • Y10S331/02—Phase locked loop having lock indicating or detecting means

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
DE60005924T 1999-09-21 2000-08-23 Phasenregelschleife Expired - Lifetime DE60005924T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP26716899 1999-09-21
JP26716899A JP3849368B2 (ja) 1999-09-21 1999-09-21 Ｐｌｌ回路
PCT/JP2000/005629 WO2001022593A1 (fr) 1999-09-21 2000-08-23 Boucle a phase asservie

Publications (2)

Publication Number Publication Date
DE60005924D1 true DE60005924D1 (de) 2003-11-20
DE60005924T2 DE60005924T2 (de) 2004-05-06

Family

ID=17441057

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60005924T Expired - Lifetime DE60005924T2 (de) 1999-09-21 2000-08-23 Phasenregelschleife

Country Status (13)

Country Link
US (1) US6768357B1 (de)
EP (1) EP1143622B1 (de)
JP (1) JP3849368B2 (de)
KR (1) KR100534196B1 (de)
CN (1) CN1321360A (de)
AT (1) ATE252292T1 (de)
AU (1) AU771267B2 (de)
CA (1) CA2351759C (de)
DE (1) DE60005924T2 (de)
ES (1) ES2204675T3 (de)
RU (1) RU2235421C2 (de)
TW (1) TW456107B (de)
WO (1) WO2001022593A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002318265A (ja) * 2001-04-24 2002-10-31 Hitachi Ltd 半導体集積回路及び半導体集積回路のテスト方法
US7085982B2 (en) * 2002-01-18 2006-08-01 Hitachi, Ltd. Pulse generation circuit and semiconductor tester that uses the pulse generation circuit
JP2006254122A (ja) * 2005-03-10 2006-09-21 Fujitsu Ltd Ｐｌｌ回路およびｐｌｌ回路の発振動作制御方法
JP2007181046A (ja) * 2005-12-28 2007-07-12 Matsushita Electric Ind Co Ltd 受信回路、受信装置および受信方法
KR100862509B1 (ko) 2007-03-09 2008-10-08 삼성전기주식회사 저전력용 스택 구조 위상 동기 루프
JP4667525B2 (ja) * 2007-06-22 2011-04-13 富士通セミコンダクター株式会社 Ｐｌｌ制御回路、ｐｌｌ装置及びｐｌｌ制御方法
CN109379076A (zh) * 2018-10-24 2019-02-22 佛山市秀声电子科技有限公司 一种模数结合的低频锁相环

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51114058A (en) * 1975-04-01 1976-10-07 Nippon Gakki Seizo Kk Pll system
US4461990A (en) * 1982-10-01 1984-07-24 General Electric Company Phase control circuit for low voltage load
US4769704A (en) * 1985-06-04 1988-09-06 Matsushita Electric Industrial Co., Ltd. Synchronization signal generator
JP2710990B2 (ja) * 1989-07-12 1998-02-10 三菱電機株式会社 映像中間周波信号処理回路
JPH06338786A (ja) 1993-05-31 1994-12-06 Sanyo Electric Co Ltd マイクロコンピュータ
JP3395411B2 (ja) * 1994-11-21 2003-04-14 ソニー株式会社 位相比較回路及び位相同期回路
US5598396A (en) * 1995-02-15 1997-01-28 Matsushita Electric Industrial Co., Ltd. Optical disk reproducing apparatus
KR100546541B1 (ko) * 1995-08-14 2006-03-23 가부시끼가이샤 히다치 세이사꾸쇼 Ｐｌｌ회로및영상재생장치
DE19600722A1 (de) 1996-01-11 1997-07-17 Bayer Ag Verfahren zur Herstellung von gegebenenfalls substituierten 4-Aminodiphenylaminen
JPH10107627A (ja) 1996-10-01 1998-04-24 Kawasaki Steel Corp Ｐｌｌ回路
JPH11122102A (ja) 1997-10-14 1999-04-30 Kawasaki Steel Corp Ｐｌｌ回路

Also Published As

Publication number Publication date
WO2001022593A1 (fr) 2001-03-29
US6768357B1 (en) 2004-07-27
RU2235421C2 (ru) 2004-08-27
EP1143622B1 (de) 2003-10-15
CA2351759A1 (en) 2001-03-29
JP3849368B2 (ja) 2006-11-22
DE60005924T2 (de) 2004-05-06
KR20010093790A (ko) 2001-10-29
CA2351759C (en) 2004-03-09
AU771267B2 (en) 2004-03-18
EP1143622A1 (de) 2001-10-10
JP2001094416A (ja) 2001-04-06
ES2204675T3 (es) 2004-05-01
ATE252292T1 (de) 2003-11-15
TW456107B (en) 2001-09-21
CN1321360A (zh) 2001-11-07
EP1143622A4 (de) 2002-05-15
KR100534196B1 (ko) 2005-12-08
AU6725700A (en) 2001-04-24

Similar Documents

Publication Publication Date Title
AU2003207487A1 (en) Low-jitter loop filter for a phase-locked loop system
DE60007679D1 (de) PLL Schaltkreis
JPS6436184A (en) Phase locked loop apparatus
EP0806837A3 (de) Als Phasenregelkreis anwendbare integrierte Halbleiterschaltung
CA2050771A1 (en) Phase-locked loop frequency tracking device including a direct digital synthesizer
KR950013048A (ko) 기준 클럭의 손실을 감지하는 감지 회로를 갖는 클럭 신호 발생 회로
KR100307292B1 (ko) 리셋신호발생회로
KR970072708A (ko) Pll 회로
ATE252292T1 (de) Phasenregelschleife
GB2289384A (en) Phase locked loop error suppression circuit and method
WO2001093418A3 (en) Linear dead-band-free digital phase detection
EP1104113A3 (de) Schaltung zur Takt- und Datenrückgewinnung für einen optischen Empfänger
WO2002009290A3 (en) Analog phase locked loop holdover
US6118345A (en) Process and device for locking-in a YIG-tuned oscillator
KR0154789B1 (ko) 직류레벨 포획장치가 결합된 위상동기루프
RU2001117072A (ru) Схема фазовой подстройки частоты
EP1233520A3 (de) Phasen- und Frequenzregelkreisschaltungen
JP2002509684A (ja) 瞬時位相差出力を有する位相周波数検出器
KR20020046482A (ko) 차지 펌프형 아날로그 위상고정루프
KR19990053766A (ko) 위상동기루프 회로
JPS6462023A (en) Clock system for semiconductor integrated circuit
JPS641335A (en) Transmitter with noise preventing circuit
MY127109A (en) Phase control for oscillators
JPH0330518A (ja) 位相同期発振器
KR930015358A (ko) Pll회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: CANON INC., TOKIO/TOKYO, JP