DE60226001D1 - Vorverzerrungsschema - Google Patents
VorverzerrungsschemaInfo
- Publication number
- DE60226001D1 DE60226001D1 DE60226001T DE60226001T DE60226001D1 DE 60226001 D1 DE60226001 D1 DE 60226001D1 DE 60226001 T DE60226001 T DE 60226001T DE 60226001 T DE60226001 T DE 60226001T DE 60226001 D1 DE60226001 D1 DE 60226001D1
- Authority
- DE
- Germany
- Prior art keywords
- logic
- signal
- transmitted
- value
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 abstract 2
- 238000012544 monitoring process Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
- H04L25/0286—Provision of wave shaping within the driver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Logic Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
- Amplifiers (AREA)
- Gyroscopes (AREA)
- Television Signal Processing For Recording (AREA)
- Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
- Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/879,501 US6518792B2 (en) | 2001-06-11 | 2001-06-11 | Method and circuitry for a pre-emphasis scheme for single-ended center taped terminated high speed digital signaling |
PCT/US2002/016305 WO2002102005A2 (en) | 2001-06-11 | 2002-05-22 | Pre-emphasis scheme |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60226001D1 true DE60226001D1 (de) | 2008-05-21 |
Family
ID=25374298
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60226001T Expired - Lifetime DE60226001D1 (de) | 2001-06-11 | 2002-05-22 | Vorverzerrungsschema |
Country Status (7)
Country | Link |
---|---|
US (1) | US6518792B2 (de) |
EP (1) | EP1332593B1 (de) |
JP (1) | JP2004522359A (de) |
AT (1) | ATE392076T1 (de) |
AU (1) | AU2002257317A1 (de) |
DE (1) | DE60226001D1 (de) |
WO (1) | WO2002102005A2 (de) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3976734B2 (ja) * | 2002-03-29 | 2007-09-19 | 富士通株式会社 | ドライバ駆動方法、ドライバ回路、及び伝送方法 |
US6940302B1 (en) | 2003-01-07 | 2005-09-06 | Altera Corporation | Integrated circuit output driver circuitry with programmable preemphasis |
US7307446B1 (en) | 2003-01-07 | 2007-12-11 | Altera Corporation | Integrated circuit output driver circuitry with programmable preemphasis |
JP3791498B2 (ja) | 2003-01-17 | 2006-06-28 | 日本電気株式会社 | プリエンファシス機能を有する出力バッファ回路 |
US7203243B2 (en) * | 2003-03-10 | 2007-04-10 | Acuid Corporation (Guernsey) Limited | Line driver with reduced power consumption |
US7126378B2 (en) | 2003-12-17 | 2006-10-24 | Rambus, Inc. | High speed signaling system with adaptive transmit pre-emphasis |
JP4245144B2 (ja) * | 2003-08-07 | 2009-03-25 | 株式会社ルネサステクノロジ | 伝送信号補正回路 |
US6975132B2 (en) * | 2003-09-11 | 2005-12-13 | Xilinx, Inc. | DAC based driver with selectable pre-emphasis signal levels |
KR100640593B1 (ko) * | 2004-10-26 | 2006-11-01 | 삼성전자주식회사 | 캐스케이디드 프리-앰패시스 기능을 가지는 출력 드라이버회로 |
US7227382B1 (en) | 2005-02-01 | 2007-06-05 | Advanced Micro Devices, Inc. | Transmit based equalization using a voltage mode driver |
JP4872228B2 (ja) * | 2005-03-28 | 2012-02-08 | 日本電気株式会社 | 出力バッファ回路 |
US7233165B2 (en) * | 2005-03-31 | 2007-06-19 | Seiko Epson Corporation | High speed driver for serial communications |
KR100688567B1 (ko) | 2005-08-25 | 2007-03-02 | 삼성전자주식회사 | 슬루 레이트 조절이 가능한 버퍼를 구비하는 프리 엠퍼시스회로 |
JP5017903B2 (ja) * | 2006-03-30 | 2012-09-05 | 日本電気株式会社 | プリエンファシス調整方式及び方法 |
US7991020B2 (en) * | 2006-03-31 | 2011-08-02 | Intel Corporation | Quad rate transmitter equalization |
US8315303B1 (en) * | 2008-04-25 | 2012-11-20 | Pmc-Sierra, Inc. | Phase pre-emphasis for a serial data transmitter |
JP5417105B2 (ja) * | 2009-09-28 | 2014-02-12 | 株式会社日立製作所 | シリアル出力回路および半導体装置 |
US20160365137A1 (en) * | 2015-06-11 | 2016-12-15 | Broadcom Corporation | Pre-Emphasis and Equalization for DRAM |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5942690A (ja) * | 1982-09-03 | 1984-03-09 | Toshiba Corp | 半導体記憶装置 |
US5008903A (en) * | 1989-05-25 | 1991-04-16 | A.T. & T. Paradyne | Adaptive transmit pre-emphasis for digital modem computed from noise spectrum |
GB2305082B (en) * | 1995-09-06 | 1999-10-06 | At & T Corp | Wave shaping transmit circuit |
JPH09214315A (ja) * | 1996-02-08 | 1997-08-15 | Toshiba Corp | 出力バッファ、半導体集積回路、及び出力バッファの駆動能力調整方法 |
JPH09266460A (ja) | 1996-03-28 | 1997-10-07 | Sony Corp | 送受信システム |
US5896417A (en) * | 1996-10-25 | 1999-04-20 | National Semiconductor Corporation | Apparatus utilizing current-to-voltage conversion for transmitting data at different data transfer rates especially in applications such as dual-rate ethernet local-area networks |
JPH1125678A (ja) * | 1997-06-27 | 1999-01-29 | Samsung Electron Co Ltd | 出力ドライバ及び半導体メモリ装置 |
TW440767B (en) | 1998-06-02 | 2001-06-16 | Fujitsu Ltd | Method of and apparatus for correctly transmitting signals at high speed without waveform distortion |
US6393062B1 (en) | 1998-09-21 | 2002-05-21 | Maxim Integrated Products, Inc. | Methods and circuits for generating a preemphasis waveform |
-
2001
- 2001-06-11 US US09/879,501 patent/US6518792B2/en not_active Expired - Lifetime
-
2002
- 2002-05-22 JP JP2003504615A patent/JP2004522359A/ja active Pending
- 2002-05-22 DE DE60226001T patent/DE60226001D1/de not_active Expired - Lifetime
- 2002-05-22 EP EP02726916A patent/EP1332593B1/de not_active Expired - Lifetime
- 2002-05-22 AT AT02726916T patent/ATE392076T1/de not_active IP Right Cessation
- 2002-05-22 WO PCT/US2002/016305 patent/WO2002102005A2/en active Application Filing
- 2002-05-22 AU AU2002257317A patent/AU2002257317A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
EP1332593B1 (de) | 2008-04-09 |
US20020186056A1 (en) | 2002-12-12 |
JP2004522359A (ja) | 2004-07-22 |
WO2002102005A3 (en) | 2003-05-01 |
US6518792B2 (en) | 2003-02-11 |
AU2002257317A1 (en) | 2002-12-23 |
EP1332593A2 (de) | 2003-08-06 |
ATE392076T1 (de) | 2008-04-15 |
WO2002102005A2 (en) | 2002-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60226001D1 (de) | Vorverzerrungsschema | |
MXPA03002064A (es) | Arreglo de circuito y procedimiento para detectar un ataque indeseado en un circuito integrado. | |
WO2003032652A3 (en) | Method and apparatus for evaluating and optimizing a signaling system | |
ATE472136T1 (de) | Vorrichtung und verfahren zur bussignalabschluss- kompensation während erfassten ruhe zyklus | |
GB2451609A (en) | Receiver latch circuit and method | |
WO2003025950A3 (de) | Konzept zur sicheren datenkommunikation zwischen elektronischen bausteinen | |
WO2003077071A3 (en) | Systems and methods for enhancing electronic communication security | |
WO2001065682A3 (de) | Verfahren und sendeschaltung zur erzeugung eines sendesignals | |
AU2001266523A1 (en) | A method and arrangement relating to transceivers | |
US20030164782A1 (en) | Method and apparatus for electrical non-return to zero to return to zero conversion | |
DE60113254D1 (de) | Verfahren und vorrichtung zur datenübertragung mit reduzierter störungskopplung | |
ATE415038T1 (de) | Vorrichtung für den empfang eines differenzialsignals unter verwendung eines differenzialverstärkers | |
SE9404065L (sv) | Termineringsnätsrelaterat kopplingsarrangemang | |
ATE386296T1 (de) | Empfänger-corporation | |
WO2005091156A3 (en) | Signaling arrangement and approach therefor | |
WO2006118644A3 (en) | Logic threshold acquisition circuits and methods using reversed peak detectors | |
WO2004073016A3 (en) | On-carrier impedance transform network | |
ATE385026T1 (de) | Verfahren zur inversen filterung, verfahren zur synthesefilterung, entsprechende filterungsvorrichtungen und vorrichtungen mit solchen filterungsvorrichtungen | |
WO1999058993A3 (de) | Integrierte schaltung mit scan-register kette | |
WO2002084883A3 (de) | Verfahren und schaltung zur linearisierung von nichtlinearen kennlinien | |
AU2001283923A1 (en) | Simple chip identification | |
ATE483275T1 (de) | Klemmschaltung zur bekämpfung von parasitärer kopplung | |
KR200312252Y1 (ko) | 차량용 오디오 장치 | |
KR940018739A (ko) | 인터페이스회로 | |
DE50203676D1 (de) | Senderseitige Zusatzschaltung für den Boundary Scan bei der Datenübertragung mit differentiellen Signalen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de |