ATE386296T1 - Empfänger-corporation - Google Patents

Empfänger-corporation

Info

Publication number
ATE386296T1
ATE386296T1 AT04815802T AT04815802T ATE386296T1 AT E386296 T1 ATE386296 T1 AT E386296T1 AT 04815802 T AT04815802 T AT 04815802T AT 04815802 T AT04815802 T AT 04815802T AT E386296 T1 ATE386296 T1 AT E386296T1
Authority
AT
Austria
Prior art keywords
section
stream
bit
data symbol
sections
Prior art date
Application number
AT04815802T
Other languages
English (en)
Inventor
Lyonel Renaud
David Puffer
Sarath Kotamreddy
Suneel Mitbander
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE386296T1 publication Critical patent/ATE386296T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/042—Detectors therefor, e.g. correlators, state machines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Dc Digital Transmission (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Dental Preparations (AREA)
AT04815802T 2003-12-31 2004-12-23 Empfänger-corporation ATE386296T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/750,081 US7339995B2 (en) 2003-12-31 2003-12-31 Receiver symbol alignment for a serial point to point link

Publications (1)

Publication Number Publication Date
ATE386296T1 true ATE386296T1 (de) 2008-03-15

Family

ID=34701146

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04815802T ATE386296T1 (de) 2003-12-31 2004-12-23 Empfänger-corporation

Country Status (7)

Country Link
US (1) US7339995B2 (de)
EP (1) EP1700224B1 (de)
CN (1) CN100561454C (de)
AT (1) ATE386296T1 (de)
DE (1) DE602004011828T2 (de)
TW (1) TWI288538B (de)
WO (1) WO2005066817A1 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005060688A2 (en) * 2003-12-18 2005-07-07 Koninklijke Philips Electronics, N.V. Serial communication device configurable to operate in root mode or endpoint mode
KR20060081522A (ko) * 2005-01-10 2006-07-13 삼성전자주식회사 피씨아이 익스프레스의 바이트 스큐 보상방법 및 이를위한 피씨아이 익스프레스 물리 계층 수신기
US7693226B1 (en) * 2005-08-10 2010-04-06 Marvell International Ltd. Aggregation over multiple 64-66 lanes
US7627023B1 (en) 2005-11-01 2009-12-01 Marvell International Ltd. 64/66 encoder
US7729389B1 (en) 2005-11-18 2010-06-01 Marvell International Ltd. 8/10 and 64/66 aggregation
DE102006039797B4 (de) * 2006-08-24 2013-11-07 Qimonda Ag Verfahren zum Trainieren von Verbindungen in einer Speicheranordnung und entsprechend ausgestaltete Speicheranordnungen
US20080147916A1 (en) * 2006-12-19 2008-06-19 Via Technologies, Inc. Data synchronization method of data buffer device
KR101876418B1 (ko) * 2012-04-05 2018-07-10 한국전자통신연구원 Ｐｃｉ 익스프레스 디스큐 장치 및 그 방법
US9600431B2 (en) 2012-10-22 2017-03-21 Intel Corporation High performance interconnect physical layer
CN103713689A (zh) * 2013-12-24 2014-04-09 江苏华丽网络工程有限公司 一种适用于pcie3.0的时钟偏差补偿的方法
US10872055B2 (en) * 2016-08-02 2020-12-22 Qualcomm Incorporated Triple-data-rate technique for a synchronous link
US20190042487A1 (en) * 2017-12-14 2019-02-07 Intel Corporation High-bandwidth, low-latency, isochoronous fabric for graphics accelerator
US11824761B1 (en) * 2018-11-26 2023-11-21 Xilinx, Inc. Identifying alignment markers using partial correlators
US10651979B1 (en) * 2019-06-04 2020-05-12 Apple Inc. Serial data receiver with decision feedback equalization
TWI782694B (zh) * 2021-09-06 2022-11-01 智原科技股份有限公司 時序調整電路、時序不對稱消除方法及接收電路
US12381806B2 (en) 2023-09-05 2025-08-05 Keysight Technologies, Inc. Methods, systems, and computer readable media for testing ingress timestamping using lane skewing

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001230821A (ja) 2000-02-16 2001-08-24 Sony Corp データ中継装置および方法、並びに提供媒体
US6813275B1 (en) 2000-04-21 2004-11-02 Hewlett-Packard Development Company, L.P. Method and apparatus for preventing underflow and overflow across an asynchronous channel
US6625675B2 (en) 2001-03-23 2003-09-23 International Business Machines Corporation Processor for determining physical lane skew order
US6985502B2 (en) 2001-11-19 2006-01-10 Hewlett-Packard Development Company, L.P. Time-division multiplexed link for use in a service area network
TW564623B (en) 2002-02-22 2003-12-01 Via Tech Inc Device and method for comma detection and word alignment in serial transmission
JP2006520169A (ja) * 2003-03-04 2006-08-31 タイムラブ コーポレーション クロックおよびデータの回復方法および回路
US20060209735A1 (en) * 2003-08-11 2006-09-21 Evoy David R Auto realignment of multiple serial byte-lanes

Also Published As

Publication number Publication date
CN1902614A (zh) 2007-01-24
US7339995B2 (en) 2008-03-04
EP1700224B1 (de) 2008-02-13
WO2005066817A1 (en) 2005-07-21
EP1700224A1 (de) 2006-09-13
TW200531467A (en) 2005-09-16
DE602004011828T2 (de) 2009-02-12
CN100561454C (zh) 2009-11-18
US20050144342A1 (en) 2005-06-30
DE602004011828D1 (en) 2008-03-27
TWI288538B (en) 2007-10-11

Similar Documents

Publication Publication Date Title
ATE386296T1 (de) Empfänger-corporation
BR9806005A (pt) Transmissão de sinais digitais por multiplexação por divisão de frequência ortonogal
EA201070630A1 (ru) Устройство и способ обработки данных, а также кодирующее устройство и способ кодирования
ATE427763T1 (de) Ballonkatheter
AU2002360488A8 (en) Methods and devices for detection and therapy of atheromatous plaque
NO20053044L (no) Koding av multiple meldinger i audiodata og dekoding av samme.
CN110198165A (zh) 高速芯片间通信用多电平驱动电路
BR0206314A (pt) Método e sistema para elevar a eficiência da largura de banda em canais de múltiplas entradas - múltiplas saìdas
DE602004019409D1 (de) Paketschnittstellensystem
WO2010045081A3 (en) Multi-protocol channel-aggregated configurable transceiver in an integrated circuit
AR066671A2 (es) Metodo y aparato para recibir datos en un sistema de comunicaciones
ATE557351T1 (de) Paketkombinieren auf pci express
DE60236571D1 (de) Speichergerät und verfahren mit einem datenweg mit mehreren vorabruf-e/a-konfigurationen
AU2002351666A1 (en) Molecular electronic component used to construct nanoelectronic circuits, molecular electronic component, electronic circuit and method for producing the same
WO2008126051A3 (en) Packet header structure
TW200500830A (en) Hierarchical clock gating circuit and method
DE602005006248D1 (de) Datenkommunikationsmodul zur bereitstellung von fehlertoleranz und vergrösserter stabilität
JP2018506915A (ja) データリンク電力低減およびスループット向上のためのマルチ変調
BR0115492A (pt) Método e equipamento para remover a distorção de sinais de buffer
JP2007036216A5 (de)
DE60143877D1 (de) Schaltkreis zur Sicherstellung einer minimalen Übergangsfrequenz für eine serielle Verbindung
DE602008004362D1 (de) Token-protokoll
CN104467865B (zh) 串行通信协议控制器、字节拆分电路及8b10b编码器
DE602004032007D1 (de) Entscheidungsrückgekoppelte Entzerrer und Takt- und Daten-Rückgewinnungsschaltung für Hochgeschwindigkeitsanwendungen
TW200745874A (en) Computer and main circuit board thereof

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties