DE602004007681T2 - Autonome busumkonfiguration für fehlerbedingungen - Google Patents

Autonome busumkonfiguration für fehlerbedingungen Download PDF

Info

Publication number
DE602004007681T2
DE602004007681T2 DE602004007681T DE602004007681T DE602004007681T2 DE 602004007681 T2 DE602004007681 T2 DE 602004007681T2 DE 602004007681 T DE602004007681 T DE 602004007681T DE 602004007681 T DE602004007681 T DE 602004007681T DE 602004007681 T2 DE602004007681 T2 DE 602004007681T2
Authority
DE
Germany
Prior art keywords
signaling
bit
electronic unit
bus
conductors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE602004007681T
Other languages
German (de)
English (en)
Other versions
DE602004007681D1 (de
Inventor
John Michael Rochester BORKENHAGEN
Laura Marie Rochester ZUMBRUNNEN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE602004007681D1 publication Critical patent/DE602004007681D1/de
Application granted granted Critical
Publication of DE602004007681T2 publication Critical patent/DE602004007681T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
    • G06F11/2005—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication controllers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Debugging And Monitoring (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Small-Scale Networks (AREA)
  • Dc Digital Transmission (AREA)
DE602004007681T 2003-09-11 2004-09-10 Autonome busumkonfiguration für fehlerbedingungen Expired - Lifetime DE602004007681T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US660217 2003-09-11
US10/660,217 US7392445B2 (en) 2003-09-11 2003-09-11 Autonomic bus reconfiguration for fault conditions
PCT/EP2004/052135 WO2005024633A1 (en) 2003-09-11 2004-09-10 Autonomic bus reconfiguration for fault conditions

Publications (2)

Publication Number Publication Date
DE602004007681D1 DE602004007681D1 (de) 2007-08-30
DE602004007681T2 true DE602004007681T2 (de) 2008-04-30

Family

ID=34273623

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004007681T Expired - Lifetime DE602004007681T2 (de) 2003-09-11 2004-09-10 Autonome busumkonfiguration für fehlerbedingungen

Country Status (9)

Country Link
US (1) US7392445B2 (https=)
EP (1) EP1683018B1 (https=)
JP (1) JP4392025B2 (https=)
KR (1) KR20060061359A (https=)
CN (1) CN100419701C (https=)
AT (1) ATE367606T1 (https=)
DE (1) DE602004007681T2 (https=)
TW (1) TWI300527B (https=)
WO (1) WO2005024633A1 (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070233930A1 (en) * 2006-03-14 2007-10-04 International Business Machines Corporation System and method of resizing PCI Express bus widths on-demand
US8953292B2 (en) * 2007-05-30 2015-02-10 Infineon Technologies Ag Bus interface and method for short-circuit detection
JP5099222B2 (ja) * 2008-05-30 2012-12-19 富士通株式会社 情報処理装置、転送回路及び情報処理装置のエラー制御方法
JP5163298B2 (ja) * 2008-06-04 2013-03-13 富士通株式会社 情報処理装置、データ伝送装置及びデータ伝送方法
KR101593702B1 (ko) 2009-03-22 2016-02-15 엘지전자 주식회사 무선 통신 시스템에서 참조 신호 전송 방법 및 장치
US9454419B2 (en) 2013-07-18 2016-09-27 Advanced Micro Devices, Inc. Partitionable data bus
WO2015006946A1 (en) * 2013-07-18 2015-01-22 Advanced Micro Devices, Inc. Partitionable data bus
US10642951B1 (en) * 2018-03-07 2020-05-05 Xilinx, Inc. Register pull-out for sequential circuit blocks in circuit designs

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2473820A1 (fr) * 1980-01-11 1981-07-17 Telecommunications Sa Procede et systeme d'initialisation de la securisation d'une ligne d'une artere de transmission numerique
JP2825630B2 (ja) * 1990-09-07 1998-11-18 株式会社日立製作所 回線切替方式
JPH06259343A (ja) * 1993-03-10 1994-09-16 Hitachi Ltd 多重バス制御方式及びそれを用いたシステム
US5440538A (en) * 1993-09-23 1995-08-08 Massachusetts Institute Of Technology Communication system with redundant links and data bit time multiplexing
US5678065A (en) * 1994-09-19 1997-10-14 Advanced Micro Devices, Inc. Computer system employing an enable line for selectively adjusting a peripheral bus clock frequency
US5875301A (en) * 1994-12-19 1999-02-23 Apple Computer, Inc. Method and apparatus for the addition and removal of nodes from a common interconnect
US5867645A (en) 1996-09-30 1999-02-02 Compaq Computer Corp. Extended-bus functionality in conjunction with non-extended-bus functionality in the same bus system
US6366557B1 (en) * 1997-10-31 2002-04-02 Nortel Networks Limited Method and apparatus for a Gigabit Ethernet MAC (GMAC)
US6018810A (en) * 1997-12-12 2000-01-25 Compaq Computer Corporation Fault-tolerant interconnection means in a computer system
JP3994360B2 (ja) * 1998-05-20 2007-10-17 ソニー株式会社 情報処理装置、情報処理方法、および記録媒体
US7100071B2 (en) * 1998-07-16 2006-08-29 Hewlett-Packard Development Company, L.P. System and method for allocating fail-over memory
US6466718B1 (en) * 1999-12-29 2002-10-15 Emc Corporation Method and apparatus for transmitting fiber-channel and non-fiber channel signals through common cable
US6574753B1 (en) * 2000-01-10 2003-06-03 Emc Corporation Peer link fault isolation
JP2003014819A (ja) * 2001-07-03 2003-01-15 Matsushita Electric Ind Co Ltd 半導体配線基板，半導体デバイス，半導体デバイスのテスト方法及びその実装方法
KR100448709B1 (ko) * 2001-11-29 2004-09-13 삼성전자주식회사 데이터 버스 시스템 및 그 제어방법
US6898730B1 (en) * 2001-11-30 2005-05-24 Western Digital Technologies, Inc. System and method for fail-over switching in a disk storage medium
JP4188602B2 (ja) * 2002-01-10 2008-11-26 株式会社日立製作所 クラスタ型ディスク制御装置及びその制御方法
US6918068B2 (en) * 2002-04-08 2005-07-12 Harris Corporation Fault-tolerant communications system and associated methods
US7362697B2 (en) * 2003-01-09 2008-04-22 International Business Machines Corporation Self-healing chip-to-chip interface
US7194581B2 (en) * 2003-06-03 2007-03-20 Intel Corporation Memory channel with hot add/remove

Also Published As

Publication number Publication date
EP1683018A1 (en) 2006-07-26
CN1849589A (zh) 2006-10-18
DE602004007681D1 (de) 2007-08-30
JP2007505380A (ja) 2007-03-08
TWI300527B (en) 2008-09-01
US7392445B2 (en) 2008-06-24
TW200516402A (en) 2005-05-16
EP1683018B1 (en) 2007-07-18
CN100419701C (zh) 2008-09-17
WO2005024633A1 (en) 2005-03-17
ATE367606T1 (de) 2007-08-15
JP4392025B2 (ja) 2009-12-24
US20050058086A1 (en) 2005-03-17
KR20060061359A (ko) 2006-06-07

Similar Documents

Publication Publication Date Title
DE3382592T2 (de) Zweifachbusstruktur fuer die rechnerverbindung.
DE102005048255A1 (de) Integriertes Schaltungsbauelement und Betriebsverfahren
DE10255872B4 (de) Speichermodul und Verfahren zum Betrieb eines Speichermoduls in einem Datenspeichersystem
DE3111447A1 (de) Anzeigeschaltung fuer speicherschreibfehler
DE102015010900A1 (de) Serieller Hochgeschwindigkeitsring
DE602004007681T2 (de) Autonome busumkonfiguration für fehlerbedingungen
EP0586715B2 (de) Informationsübertragungsverfahren zur Übertragung digitaler Informationen
DE3889973T2 (de) Gerät und Verfahren für zeitversetzte Paritätsprüfung von Steuerungssignalen über eine bidirektionale Datenübertragungschnittstelle.
EP0282877B1 (de) Verfahren und Einrichtung zur Steuerung der Fehlerkorrektur innerhalb einer Datenübertragungssteuerung bei von bewegten peripheren Speichern, insbesondere Plattenspeichern, eines Datenverarbeitungssystems gelesenen Daten
EP0325318B1 (de) Vermittlungsanlage
DE2131787C3 (de) Schaltungsanordnung zur Fehlerfeststellung bei Datenverarbeitungssystemen
DE102020130175A1 (de) Verfahren und vorrichtung zum reduzieren von mikrobondhügeln für eine double-data rate (ddr)-übertragung zwischen dies
EP0920154A2 (de) Verfahren und Schaltungsanordnung zur selektiven digitalen seriellen Übertragung
DE2851608A1 (de) Schaltungsaufbau
DE4239461A1 (de) Anordnung zur Übertragung von Daten über einen Bus
EP0182134B1 (de) Verfahren zum Betrieb eines signaltechnisch sicheren Mehrrechnersystems mit mehreren signaltechnisch nicht sicheren Ein/Ausgabebaugruppen
DE69015122T2 (de) Prüfsystem für einen Mikroprozessor.
DE10340419A1 (de) System und Verfahren zum Schalten von Taktquellen
DE10338675A1 (de) Reserve-Eingangs-/Ausgangs-Puffer
EP0294678B1 (de) Sicherungseinrichtung zum Absichern von Daten in Speichereinheiten einer Datenverarbeitungsanlage unter Verwendung eines Fehlererkennungs- und Fehlerkorrekturcodes
DE19841183C2 (de) Vorrichtung zur Kopplung von redundanten elektronischen Schaltungen über redunante Busse ohne Fehlerfortpflanzung
DE102022121708A1 (de) Halbleitervorrichtung
JP2646755B2 (ja) オンラインリペア可能な情報処理装置
DE2538373B2 (de) Schaltungsanordnung zum einsatz von teilfunktionsfaehigen halbleiterbausteinen in einem speicher
DE102005057168B4 (de) Anordnung aus einer Steuervorrichtung und einem Einschubrahmen für Peripheriegeräte und Verfahren zum Ermitteln der Zuordnung von Einschubfächern des Einschubrahmens zu Anschlussmöglichkeiten der Steuervorrichtung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
R082 Change of representative

Ref document number: 1683018

Country of ref document: EP

Representative=s name: PFENNING MEINIG & PARTNER GBR, DE