DE60126183D1 - System zur Prüfung der Verdrahtungs-Konfiguration von gedruckten Leiterplatten - Google Patents

System zur Prüfung der Verdrahtungs-Konfiguration von gedruckten Leiterplatten

Info

Publication number
DE60126183D1
DE60126183D1 DE60126183T DE60126183T DE60126183D1 DE 60126183 D1 DE60126183 D1 DE 60126183D1 DE 60126183 T DE60126183 T DE 60126183T DE 60126183 T DE60126183 T DE 60126183T DE 60126183 D1 DE60126183 D1 DE 60126183D1
Authority
DE
Germany
Prior art keywords
checking
printed circuit
circuit boards
wiring configuration
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60126183T
Other languages
English (en)
Other versions
DE60126183T2 (de
Inventor
Kenji Araki
Ayao Yokoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Application granted granted Critical
Publication of DE60126183D1 publication Critical patent/DE60126183D1/de
Publication of DE60126183T2 publication Critical patent/DE60126183T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
DE60126183T 2000-06-02 2001-05-29 System zur Überprüfung der Verdrahtungskonfiguration einer gedruckten Schaltungsplatine Expired - Fee Related DE60126183T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2000166401 2000-06-02
JP2000166401 2000-06-02
JP2000238188 2000-08-07
JP2000238188A JP4341152B2 (ja) 2000-06-02 2000-08-07 プリント基板の配線構造チェックシステム

Publications (2)

Publication Number Publication Date
DE60126183D1 true DE60126183D1 (de) 2007-03-15
DE60126183T2 DE60126183T2 (de) 2008-02-14

Family

ID=26593241

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60126183T Expired - Fee Related DE60126183T2 (de) 2000-06-02 2001-05-29 System zur Überprüfung der Verdrahtungskonfiguration einer gedruckten Schaltungsplatine

Country Status (4)

Country Link
US (1) US6799306B2 (de)
EP (1) EP1160696B1 (de)
JP (1) JP4341152B2 (de)
DE (1) DE60126183T2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6807657B2 (en) * 2002-07-19 2004-10-19 Hewlett-Packard Development Company, L.P. Inter-signal proximity verification in an integrated circuit
TW200538001A (en) * 2004-05-14 2005-11-16 Hon Hai Prec Ind Co Ltd System and method for verifying space of the pcb layout nets
TW200539763A (en) * 2004-05-28 2005-12-01 Hon Hai Prec Ind Co Ltd Method and system for net-width checking in a layout
CN1707484A (zh) * 2004-06-12 2005-12-14 鸿富锦精密工业（深圳）有限公司 主机板上横跨裂缝的布线检查系统及方法
EP1972433B1 (de) 2007-03-23 2010-01-20 Tokai Rubber Industries, Ltd. Schlauch für gasölbrennstoff
JP2011128817A (ja) * 2009-12-16 2011-06-30 Canon Inc プリント基板設計支援プログラムおよび支援方法
JP5458993B2 (ja) * 2010-03-17 2014-04-02 富士通株式会社 配線設計装置、配線設計方法及び配線設計プログラム
JP5035375B2 (ja) * 2010-03-23 2012-09-26 コニカミノルタビジネステクノロジーズ株式会社 表示画面制御装置、画像処理装置、表示画面制御方法およびプログラム
CN103870610A (zh) * 2012-12-10 2014-06-18 鸿富锦精密工业（深圳）有限公司 信号线检查系统及方法
US11238815B2 (en) 2018-02-27 2022-02-01 Nvidia Corporation Techniques for updating light-emitting diodes in synchrony with liquid-crystal display pixel refresh
US11043172B2 (en) 2018-02-27 2021-06-22 Nvidia Corporation Low-latency high-dynamic range liquid-crystal display device
US10909903B2 (en) 2018-02-27 2021-02-02 Nvidia Corporation Parallel implementation of a dithering algorithm for high data rate display devices
US11636814B2 (en) 2018-02-27 2023-04-25 Nvidia Corporation Techniques for improving the color accuracy of light-emitting diodes in backlit liquid-crystal displays
US10607552B2 (en) 2018-02-27 2020-03-31 Nvidia Corporation Parallel pipelines for computing backlight illumination fields in high dynamic range display devices
US10785867B2 (en) * 2018-09-25 2020-09-22 International Business Machines Corporation Automatic determination of power plane shape in printed circuit board
CN109709421B (zh) * 2018-12-27 2021-03-19 上海创功通讯技术有限公司 一种电磁干扰磁场探棒及测试系统

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4498122A (en) * 1982-12-29 1985-02-05 At&T Bell Laboratories High-speed, high pin-out LSI chip package
US4866507A (en) * 1986-05-19 1989-09-12 International Business Machines Corporation Module for packaging semiconductor integrated circuit chips on a base substrate
JPH0756878B2 (ja) * 1990-05-30 1995-06-14 シャープ株式会社 プリント配線板の検査方法
US5363550A (en) * 1992-12-23 1994-11-15 International Business Machines Corporation Method of Fabricating a micro-coaxial wiring structure
US5446961A (en) * 1993-10-15 1995-09-05 International Business Machines Corporation Method for repairing semiconductor substrates
US5502644A (en) * 1994-04-07 1996-03-26 At&T Corp. Process and apparatus for auditing crosstalk and characteristic impedances of printed wiring boards
US5764489A (en) * 1996-07-18 1998-06-09 Compaq Computer Corporation Apparatus for controlling the impedance of high speed signals on a printed circuit board
US6058256A (en) * 1996-09-26 2000-05-02 Lucent Technologies Inc. Technique for effectively routing conduction paths in circuit layouts
JPH11272736A (ja) * 1998-03-25 1999-10-08 Toshiba Corp 電源基板のレイアウト設計システムならびに同システムに適用されるデザインルールチェック方法およびパターン配線方法
JP3655106B2 (ja) * 1998-05-14 2005-06-02 富士通株式会社 ノイズチェック装置
US6444922B1 (en) * 1999-11-18 2002-09-03 Nortel Networks Limited Zero cross-talk signal line design
JP3838328B2 (ja) * 2000-02-28 2006-10-25 日本電気株式会社 設計支援装置および設計支援装置に含まれるコンピュータに実行させるためのプログラムを記録したコンピュータ読みとり可能な記録媒体
US6900383B2 (en) * 2001-03-19 2005-05-31 Hewlett-Packard Development Company, L.P. Board-level EMI shield that adheres to and conforms with printed circuit board component and board surfaces
US6420778B1 (en) * 2001-06-01 2002-07-16 Aralight, Inc. Differential electrical transmission line structures employing crosstalk compensation and related methods
US20030098177A1 (en) * 2001-11-26 2003-05-29 Mitac International Corp. Multi-layer circuit board

Also Published As

Publication number Publication date
EP1160696B1 (de) 2007-01-24
DE60126183T2 (de) 2008-02-14
JP4341152B2 (ja) 2009-10-07
US6799306B2 (en) 2004-09-28
JP2002056043A (ja) 2002-02-20
EP1160696A2 (de) 2001-12-05
US20020019970A1 (en) 2002-02-14
EP1160696A3 (de) 2005-08-17

Similar Documents

Publication Publication Date Title
DE60045566D1 (de) Mehrschicht-Leiterplatte
DE69943290D1 (de) Gedruckte Leiterplatte
DE59813841D1 (de) Mehrlagen-Leiterplatte
DE69842069D1 (de) Mehrschichtige gedruckte Leiterplatte
DE69812221D1 (de) Gedruckte Leiterplatte
DE69942711D1 (de) Mehrschichtige gedruckte Leiterplatte
DE69740139D1 (de) Mehrlagige Leiterplatte
DE60234281D1 (de) Mehrschichtige Leiterplatte
DE69737317D1 (de) Mehrschichtige gedruckte Leiterplatte
DE60043603D1 (de) Verbinder für gedruckte Leiterplatten
DE59812171D1 (de) Anordnung zur Kontaktierung von Leiterplatten
DE69831467D1 (de) Mehrschicht-Schaltungsplatte
DE69925880D1 (de) Verbindungsverfahren für Leiterplatte
DE60126183D1 (de) System zur Prüfung der Verdrahtungs-Konfiguration von gedruckten Leiterplatten
DE60039569D1 (de) Gedruckte Leiterplatte
DE60016823D1 (de) Interlaminarer isolierender Klebstoff für mehrschichtige gedruckte Leiterplatte
DE69837520D1 (de) Gedruckte Leiterplatte
DE60143235D1 (de) Mehrschichtige Leiterplatte
DE60119194D1 (de) Leiterplattenanordnung
DE60103217D1 (de) System zum Bearbeiten von Prozeduren auf Leiterplatten
DE69939157D1 (de) Gedruckte Leiterplatte
DE69827754D1 (de) Gedruckte Schaltungsplatte
DE69638090D1 (de) Mehrschichtige Leiterplatte
FI19992062A (fi) Painettu piirilevy
DE60020193D1 (de) Mehrschichtige Leiterplatte

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee