DE60114965D1 - Phasenregelschleife und Verzögerungsregelschleife - Google Patents

Phasenregelschleife und Verzögerungsregelschleife

Info

Publication number
DE60114965D1
DE60114965D1 DE60114965T DE60114965T DE60114965D1 DE 60114965 D1 DE60114965 D1 DE 60114965D1 DE 60114965 T DE60114965 T DE 60114965T DE 60114965 T DE60114965 T DE 60114965T DE 60114965 D1 DE60114965 D1 DE 60114965D1
Authority
DE
Germany
Prior art keywords
locked loop
delay
phase
phase locked
delay locked
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60114965T
Other languages
English (en)
Other versions
DE60114965T2 (de
Inventor
Hirochi Tachimori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of DE60114965D1 publication Critical patent/DE60114965D1/de
Application granted granted Critical
Publication of DE60114965T2 publication Critical patent/DE60114965T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0893—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
DE60114965T 2000-09-21 2001-09-20 Phasenregelschleife und Verzögerungsregelschleife Expired - Lifetime DE60114965T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000287003A JP4407031B2 (ja) 2000-09-21 2000-09-21 位相同期ループ回路および遅延同期ループ回路
JP2000287003 2000-09-21

Publications (2)

Publication Number Publication Date
DE60114965D1 true DE60114965D1 (de) 2005-12-22
DE60114965T2 DE60114965T2 (de) 2006-07-27

Family

ID=18770825

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60114965T Expired - Lifetime DE60114965T2 (de) 2000-09-21 2001-09-20 Phasenregelschleife und Verzögerungsregelschleife

Country Status (5)

Country Link
US (1) US6954511B2 (de)
EP (1) EP1193874B1 (de)
JP (1) JP4407031B2 (de)
KR (1) KR100849476B1 (de)
DE (1) DE60114965T2 (de)

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4407031B2 (ja) * 2000-09-21 2010-02-03 ソニー株式会社 位相同期ループ回路および遅延同期ループ回路
US8149048B1 (en) 2000-10-26 2012-04-03 Cypress Semiconductor Corporation Apparatus and method for programmable power management in a programmable analog circuit block
US7765095B1 (en) 2000-10-26 2010-07-27 Cypress Semiconductor Corporation Conditional branching in an in-circuit emulation system
US6724220B1 (en) 2000-10-26 2004-04-20 Cyress Semiconductor Corporation Programmable microcontroller architecture (mixed analog/digital)
US8160864B1 (en) 2000-10-26 2012-04-17 Cypress Semiconductor Corporation In-circuit emulator and pod synchronized boot
US8176296B2 (en) 2000-10-26 2012-05-08 Cypress Semiconductor Corporation Programmable microcontroller architecture
US8103496B1 (en) 2000-10-26 2012-01-24 Cypress Semicondutor Corporation Breakpoint control in an in-circuit emulation system
US7406674B1 (en) 2001-10-24 2008-07-29 Cypress Semiconductor Corporation Method and apparatus for generating microcontroller configuration information
US8078970B1 (en) 2001-11-09 2011-12-13 Cypress Semiconductor Corporation Graphical user interface with user-selectable list-box
US8042093B1 (en) 2001-11-15 2011-10-18 Cypress Semiconductor Corporation System providing automatic source code generation for personalization and parameterization of user modules
US7770113B1 (en) 2001-11-19 2010-08-03 Cypress Semiconductor Corporation System and method for dynamically generating a configuration datasheet
US7774190B1 (en) 2001-11-19 2010-08-10 Cypress Semiconductor Corporation Sleep and stall in an in-circuit emulation system
US7844437B1 (en) 2001-11-19 2010-11-30 Cypress Semiconductor Corporation System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit
US6971004B1 (en) 2001-11-19 2005-11-29 Cypress Semiconductor Corp. System and method of dynamically reconfiguring a programmable integrated circuit
US8069405B1 (en) 2001-11-19 2011-11-29 Cypress Semiconductor Corporation User interface for efficiently browsing an electronic document using data-driven tabs
US7127631B2 (en) 2002-03-28 2006-10-24 Advanced Analogic Technologies, Inc. Single wire serial interface utilizing count of encoded clock pulses with reset
US8103497B1 (en) 2002-03-28 2012-01-24 Cypress Semiconductor Corporation External interface for event architecture
US7308608B1 (en) 2002-05-01 2007-12-11 Cypress Semiconductor Corporation Reconfigurable testing system and method
GB0212740D0 (en) * 2002-05-31 2002-07-10 Hitachi Ltd Transmitter and wireless communication apparatus using the transmitter
US7761845B1 (en) 2002-09-09 2010-07-20 Cypress Semiconductor Corporation Method for parameterizing a user module
JP4220828B2 (ja) * 2003-04-25 2009-02-04 パナソニック株式会社 低域ろ波回路、フィードバックシステムおよび半導体集積回路
US7477716B2 (en) * 2003-06-25 2009-01-13 Mosaid Technologies, Inc. Start up circuit for delay locked loop
JP4914219B2 (ja) 2003-12-11 2012-04-11 モサイド・テクノロジーズ・インコーポレーテッド Ｐｌｌ／ｄｌｌ用の高出力インピーダンスチャージポンプを備えたロックループ
US7295049B1 (en) 2004-03-25 2007-11-13 Cypress Semiconductor Corporation Method and circuit for rapid alignment of signals
US7382178B2 (en) 2004-07-09 2008-06-03 Mosaid Technologies Corporation Systems and methods for minimizing static leakage of an integrated circuit
US7149145B2 (en) * 2004-07-19 2006-12-12 Micron Technology, Inc. Delay stage-interweaved analog DLL/PLL
US8286125B2 (en) 2004-08-13 2012-10-09 Cypress Semiconductor Corporation Model for a hardware device-independent method of defining embedded firmware for programmable systems
US8069436B2 (en) 2004-08-13 2011-11-29 Cypress Semiconductor Corporation Providing hardware independence to automate code generation of processing device firmware
US7750695B2 (en) * 2004-12-13 2010-07-06 Mosaid Technologies Incorporated Phase-locked loop circuitry using charge pumps with current mirror circuitry
US7190201B2 (en) 2005-02-03 2007-03-13 Mosaid Technologies, Inc. Method and apparatus for initializing a delay locked loop
US7332976B1 (en) 2005-02-04 2008-02-19 Cypress Semiconductor Corporation Poly-phase frequency synthesis oscillator
JP4575816B2 (ja) * 2005-03-23 2010-11-04 株式会社アドバンテスト 基準信号に基づいて信号を発生させる発振装置
US7400183B1 (en) 2005-05-05 2008-07-15 Cypress Semiconductor Corporation Voltage controlled oscillator delay cell and method
US8089461B2 (en) 2005-06-23 2012-01-03 Cypress Semiconductor Corporation Touch wake for electronic devices
US8085067B1 (en) 2005-12-21 2011-12-27 Cypress Semiconductor Corporation Differential-to-single ended signal converter circuit and method
US7777541B1 (en) 2006-02-01 2010-08-17 Cypress Semiconductor Corporation Charge pump circuit and method for phase locked loop
US8067948B2 (en) 2006-03-27 2011-11-29 Cypress Semiconductor Corporation Input/output multiplexer bus
US7567133B2 (en) 2006-04-06 2009-07-28 Mosaid Technologies Corporation Phase-locked loop filter capacitance with a drag current
US7336110B1 (en) * 2007-01-17 2008-02-26 Atmel Corporation Differential amplitude controlled sawtooth generator
US7671642B2 (en) * 2006-12-13 2010-03-02 Atmel Corporation Amplitude controlled sawtooth generator
US7551012B2 (en) * 2007-03-27 2009-06-23 Mosaid Technologies Incorporated Phase shifting in DLL/PLL
US8040266B2 (en) 2007-04-17 2011-10-18 Cypress Semiconductor Corporation Programmable sigma-delta analog-to-digital converter
US9564902B2 (en) 2007-04-17 2017-02-07 Cypress Semiconductor Corporation Dynamically configurable and re-configurable data path
US8516025B2 (en) 2007-04-17 2013-08-20 Cypress Semiconductor Corporation Clock driven dynamic datapath chaining
US8026739B2 (en) 2007-04-17 2011-09-27 Cypress Semiconductor Corporation System level interconnect with programmable switching
US7737724B2 (en) 2007-04-17 2010-06-15 Cypress Semiconductor Corporation Universal digital block interconnection and channel routing
US8130025B2 (en) 2007-04-17 2012-03-06 Cypress Semiconductor Corporation Numerical band gap
US8092083B2 (en) 2007-04-17 2012-01-10 Cypress Semiconductor Corporation Temperature sensor with digital bandgap
US8065653B1 (en) 2007-04-25 2011-11-22 Cypress Semiconductor Corporation Configuration of programmable IC design elements
US9720805B1 (en) 2007-04-25 2017-08-01 Cypress Semiconductor Corporation System and method for controlling a target device
US8266575B1 (en) 2007-04-25 2012-09-11 Cypress Semiconductor Corporation Systems and methods for dynamically reconfiguring a programmable system on a chip
US8049569B1 (en) 2007-09-05 2011-11-01 Cypress Semiconductor Corporation Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes
TWI463865B (zh) * 2007-11-23 2014-12-01 Mstar Semiconductor Inc 多切割之水平同步訊號之產生裝置及方法
JP2010035098A (ja) 2008-07-31 2010-02-12 Sony Corp 位相同期回路並びに記録再生装置および電子機器
JP4683088B2 (ja) 2008-07-31 2011-05-11 ソニー株式会社 位相同期回路並びに記録再生装置および電子機器
US9448964B2 (en) 2009-05-04 2016-09-20 Cypress Semiconductor Corporation Autonomous control in a programmable system
US8461885B2 (en) * 2011-06-08 2013-06-11 Analog Devices, Inc. Hybrid digital-analog phase locked loops
GB201514220D0 (en) * 2015-08-12 2015-09-23 Norgren Ltd C A Cascaded adaptive filters for attenuating noise in a feedback path of a flow controller
CN107863945A (zh) * 2017-09-30 2018-03-30 苏州威发半导体有限公司 一种电容倍增rc网络
US20230107042A1 (en) * 2020-03-11 2023-04-06 Leco Corporation Voltage Stabilizer for Sources with Unacceptable Output Variation
US11177815B2 (en) 2020-03-13 2021-11-16 Analog Devices International Unlimited Company Timing alignment systems with gap detection and compensation
CN112073059B (zh) * 2020-08-27 2023-11-21 灿芯半导体(上海)股份有限公司 一种dll电路
CN114598320A (zh) * 2022-03-31 2022-06-07 上海韬润半导体有限公司 用于锁相环的环路滤波器以及锁相环

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4156855A (en) * 1978-01-26 1979-05-29 Rca Corporation Phase-locked loop with variable gain and bandwidth
NL8702424A (nl) 1987-10-12 1989-05-01 Philips Nv Oscillatorschakeling met een faseregellus.
US4885554A (en) 1988-12-16 1989-12-05 Tektronix, Inc. Phase-offset signal generator
DE4013694A1 (de) * 1990-04-28 1991-10-31 Thomson Brandt Gmbh Phasenregelschaltung
JPH0879064A (ja) * 1994-08-31 1996-03-22 Nec Corp 位相同期ループ回路
JPH09214331A (ja) * 1995-11-30 1997-08-15 Fujitsu Ltd Ｐｌｌ周波数シンセサイザ及びその駆動方法
JP3338748B2 (ja) * 1996-01-30 2002-10-28 日本電気株式会社 Ｐｌｌ周波数シンセサイザ
JPH1084279A (ja) * 1996-09-06 1998-03-31 Sony Corp Ｐｌｌ回路およびこれを用いた記録再生装置
DE19639370A1 (de) 1996-09-25 1998-03-26 Philips Patentverwaltung Phasenregelkreis
JPH10242851A (ja) 1997-02-25 1998-09-11 Hitachi Ltd Ｐｌｌ回路
JPH1127106A (ja) 1997-06-30 1999-01-29 Oki Electric Ind Co Ltd 電圧制御発振回路
JP3047968B2 (ja) * 1997-08-07 2000-06-05 日本電気株式会社 Ｐｌｌ回路
JPH11195982A (ja) 1998-01-06 1999-07-21 Nec Corp Ｐｌｌ回路
JP4407031B2 (ja) * 2000-09-21 2010-02-03 ソニー株式会社 位相同期ループ回路および遅延同期ループ回路

Also Published As

Publication number Publication date
US20020051508A1 (en) 2002-05-02
US6954511B2 (en) 2005-10-11
JP4407031B2 (ja) 2010-02-03
EP1193874B1 (de) 2005-11-16
JP2002100984A (ja) 2002-04-05
DE60114965T2 (de) 2006-07-27
EP1193874A1 (de) 2002-04-03
KR20020023124A (ko) 2002-03-28
KR100849476B1 (ko) 2008-07-30

Similar Documents

Publication Publication Date Title
DE60114965D1 (de) Phasenregelschleife und Verzögerungsregelschleife
DE50004589D1 (de) Phasenregelkreis
DE69910674D1 (de) Verzögerungsregelschleife
DE10084500T1 (de) Frequenzvervielfachende Delay Locked Loop
DE60219225D1 (de) Schnelle breitbandige Phasenregelschleife
DE60126873D1 (de) PLL-Schaltung
DE60130841D1 (de) Phasendetektor
DE10195904T1 (de) Phasendetektor
DE60110686D1 (de) Frequenzsynthesizer
DE60120268D1 (de) Fahrrad und Fahrradfaltverfahren
DE50112013D1 (de) Deodorantien und antiperspirantien
DE69942363D1 (de) Phasenregelkreisschaltung
DE60110670D1 (de) Verriegelungsvorrichtung
AU3078302A (en) Loop fastening component made from thermally retracted materials
DE60104761D1 (de) Frequenzsynthetisierer
DE60128855D1 (de) Flächenreissverschluss
DE50006059D1 (de) Phasenregelkreissystem
DE60108922D1 (de) Phasenkomparator und Taktrückgewinnungsschaltung
EP1184987A4 (de) Phasenregelschleife
DE60219585D1 (de) Frequenzsynthesizer mit Phasenrücksetzung
DE10154993B4 (de) Phasenregelkreisschaltung
DE50013321D1 (de) PLL-Synthesizer
DE10196066T1 (de) Verzögerungsschaltung und Ringoszillator
DE50302636D1 (de) Phasenregelkreis
DE60108714D1 (de) Verriegelungsvorrichtung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition