DE4498750T1 - Fehlerunterdrückungsschaltung und zugehöriges Verfahren für eine PLL-Kreis - Google Patents

Fehlerunterdrückungsschaltung und zugehöriges Verfahren für eine PLL-Kreis

Info

Publication number
DE4498750T1
DE4498750T1 DE4498750T DE4498750T DE4498750T1 DE 4498750 T1 DE4498750 T1 DE 4498750T1 DE 4498750 T DE4498750 T DE 4498750T DE 4498750 T DE4498750 T DE 4498750T DE 4498750 T1 DE4498750 T1 DE 4498750T1
Authority
DE
Germany
Prior art keywords
circuit
associated method
error suppression
pll circuit
pll
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE4498750T
Other languages
English (en)
Other versions
DE4498750C2 (de
Inventor
Jeannie Han Kosiec
Steven F Gillig
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of DE4498750T1 publication Critical patent/DE4498750T1/de
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
DE4498750T 1993-11-09 1994-10-14 Fehlerunterdrückungsschaltung und zugehöriges Verfahren für eine PLL-Kreis Pending DE4498750T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14968493A 1993-11-09 1993-11-09
PCT/US1994/011718 WO1995013658A1 (en) 1993-11-09 1994-10-14 Phase locked loop error suppression circuit and method

Publications (1)

Publication Number Publication Date
DE4498750T1 true DE4498750T1 (de) 1996-01-11

Family

ID=22531374

Family Applications (2)

Application Number Title Priority Date Filing Date
DE4498750T Pending DE4498750T1 (de) 1993-11-09 1994-10-14 Fehlerunterdrückungsschaltung und zugehöriges Verfahren für eine PLL-Kreis
DE4498750A Expired - Fee Related DE4498750C2 (de) 1993-11-09 1994-10-14 Fehlerunterdrückungsschaltung und zugehöriges Verfahren für einen PLL-Kreis

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE4498750A Expired - Fee Related DE4498750C2 (de) 1993-11-09 1994-10-14 Fehlerunterdrückungsschaltung und zugehöriges Verfahren für einen PLL-Kreis

Country Status (13)

Country Link
US (1) US5838202A (de)
JP (1) JP3253631B2 (de)
KR (1) KR100190149B1 (de)
CN (1) CN1070321C (de)
AU (1) AU1039895A (de)
BR (1) BR9406065A (de)
CA (1) CA2152179C (de)
DE (2) DE4498750T1 (de)
FR (1) FR2712440B1 (de)
GB (1) GB2289384B (de)
SG (1) SG50633A1 (de)
WO (1) WO1995013658A1 (de)
ZA (1) ZA948527B (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5612980A (en) * 1995-03-22 1997-03-18 Alcatel Network Systems, Inc. Method and apparatus for fast lock time
US5790784A (en) * 1995-12-11 1998-08-04 Delco Electronics Corporation Network for time synchronizing a digital information processing system with received digital information
JP3669796B2 (ja) * 1996-12-03 2005-07-13 富士通株式会社 ディジタルｐｌｌ回路
GB2339981B (en) 1998-07-17 2002-03-06 Motorola Ltd Phase corrected frequency synthesisers
US6268848B1 (en) * 1998-10-23 2001-07-31 Genesis Microchip Corp. Method and apparatus implemented in an automatic sampling phase control system for digital monitors
FI108688B (fi) 2000-06-30 2002-02-28 Nokia Corp Menetelmä ja järjestely taajuuden asettamiseksi
KR100346211B1 (ko) * 2000-10-19 2002-08-01 삼성전자 주식회사 이동통신단말기에서 송수신용 국부발진신호 발생장치 및방법
US6522206B1 (en) * 2001-07-23 2003-02-18 Analog Devices, Inc. Adaptive feedback-loop controllers and methods for rapid switching of oscillator frequencies
US7362184B2 (en) * 2006-02-28 2008-04-22 International Business Machines Corporation Frequency divider monitor of phase lock loop
US7627835B2 (en) * 2006-02-28 2009-12-01 International Business Machines Corporation Frequency divider monitor of phase lock loop
US7501900B2 (en) * 2006-05-31 2009-03-10 Intel Corporation Phase-locked loop bandwidth calibration
US7564314B2 (en) * 2007-03-05 2009-07-21 Intel Corporation Systems and arrangements for operating a phase locked loop
WO2009101897A1 (ja) * 2008-02-12 2009-08-20 Nec Corporation クロック・データ再生回路
TWI605686B (zh) * 2016-12-01 2017-11-11 晨星半導體股份有限公司 鎖相迴路單元的頻寬調整方法與相關的頻寬調整單元及相位回復模組

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921095A (en) * 1974-11-14 1975-11-18 Hewlett Packard Co Startable phase-locked loop oscillator
US4546329A (en) * 1982-09-27 1985-10-08 Motorola, Inc. Frequency synthesizers adaptive loop filter with compensation for transients
US4841255A (en) * 1987-06-24 1989-06-20 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
US5180992A (en) * 1990-10-18 1993-01-19 Fujitsu Limited Pll frequency synthesizer having a power saving circuit

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4061979A (en) * 1975-10-20 1977-12-06 Digital Communications Corporation Phase locked loop with pre-set and squelch
US4238740A (en) * 1979-02-02 1980-12-09 Bell Telephone Laboratories, Incorporated Phase-locked loop for PCM transmission systems
US4365210A (en) * 1980-06-26 1982-12-21 Motorola, Inc. Data and clock recovery system having a phase-locked-loop and which controls dynamic loop response of a data stream of unknown data format
US4419633A (en) * 1980-12-29 1983-12-06 Rockwell International Corporation Phase lock loop
US4389622A (en) * 1981-09-28 1983-06-21 Honeywell Inc. System for preventing transient induced errors in phase locked loop
JPS61157028A (ja) * 1984-12-28 1986-07-16 Fujitsu Ltd 周波数シンセサイザ
JPS6216617A (ja) * 1985-07-15 1987-01-24 Nec Corp Ｐｌｌ周波数シンセサイザ
US4812783A (en) * 1986-08-26 1989-03-14 Matsushita Electric Industrial Co., Ltd. Phase locked loop circuit with quickly recoverable stability
US4827225A (en) * 1988-06-13 1989-05-02 Unisys Corporation Fast locking phase-locked loop utilizing frequency estimation
US5008629A (en) * 1988-06-20 1991-04-16 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
JP2795323B2 (ja) * 1989-06-14 1998-09-10 富士通株式会社 位相差検出回路
US4951005A (en) * 1989-12-27 1990-08-21 Motorola, Inc. Phase locked loop with reduced frequency/phase lock time
US5124669A (en) * 1990-09-18 1992-06-23 Silicon Systems, Inc. One-shot circuit for use in a PLL clock recovery circuit
US5128632A (en) * 1991-05-16 1992-07-07 Motorola, Inc. Adaptive lock time controller for a frequency synthesizer and method therefor
US5304951A (en) * 1992-01-31 1994-04-19 Hughes Aircraft Company Divider synchronization circuit for phase-locked loop frequency synthesizer

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921095A (en) * 1974-11-14 1975-11-18 Hewlett Packard Co Startable phase-locked loop oscillator
US4546329A (en) * 1982-09-27 1985-10-08 Motorola, Inc. Frequency synthesizers adaptive loop filter with compensation for transients
US4841255A (en) * 1987-06-24 1989-06-20 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
US5180992A (en) * 1990-10-18 1993-01-19 Fujitsu Limited Pll frequency synthesizer having a power saving circuit

Also Published As

Publication number Publication date
CA2152179C (en) 1999-09-07
AU1039895A (en) 1995-05-29
JPH08505757A (ja) 1996-06-18
CA2152179A1 (en) 1995-05-18
FR2712440A1 (fr) 1995-05-19
CN1116465A (zh) 1996-02-07
SG50633A1 (en) 1998-07-20
FR2712440B1 (fr) 1996-04-12
CN1070321C (zh) 2001-08-29
GB9513648D0 (en) 1995-09-06
US5838202A (en) 1998-11-17
GB2289384A (en) 1995-11-15
GB2289384B (en) 1998-08-05
JP3253631B2 (ja) 2002-02-04
WO1995013658A1 (en) 1995-05-18
ZA948527B (en) 1995-06-23
BR9406065A (pt) 1996-02-06
KR100190149B1 (ko) 1999-06-01
DE4498750C2 (de) 2001-04-12

Similar Documents

Publication Publication Date Title
DE4498749T1 (de) Phasensynchronisationsschaltung und entsprechendes Verfahren für einen phasenverriegelten Kreis
DE69411438D1 (de) Schaltungsanordnungen und Verfahren zu deren Herstellung
DE69431723D1 (de) Leiterplatte und verfahren zu deren herstellung
DE69401571D1 (de) Betriebsverfahren für eine Geschirrspülmaschine
DE69124999D1 (de) Verfahren und gerät für anpassbare fehlerkorrektur
DE69430457D1 (de) Verfahren zum teilweisen Sägen von intergrierter Schaltkreise
FI953609A0 (fi) Menetelmä ja laite monivaihekomponentin alassekoittamiseksi
DE69227840D1 (de) Verfahren und zusammensetzungen für diffusionsmuster.
DE69128334D1 (de) Integrierte Schaltung und Verfahren zu deren Herstellung
DE69527484D1 (de) Herstellungsverfahren für eine leitungsstruktur für integrierte schaltungen
DE69435286D1 (de) Verfahren und zusammensetzungen zum hervorrufen von schlaf
DE69429799D1 (de) Verfahren und einrichtung für mikrobische reduktion
DE4498750T1 (de) Fehlerunterdrückungsschaltung und zugehöriges Verfahren für eine PLL-Kreis
DE69104721D1 (de) Verfahren und anordnung für datensynchronisierung.
DE59405943D1 (de) Verdichter sowie Verfahren zu dessen Betrieb
DE69421209D1 (de) Chipartiger Schaltungsbauteil und Verfahren zu seiner Herstellung
DE69331085D1 (de) Automatisiertes LSI-Entwurfsystem und Verfahren
DE4396900T1 (de) HF-Antennenschalter und Verfahren zu dessen Betrieb
DE69404588D1 (de) Elektronisches Bauelement und Verfahren zu seiner Herstellung
DE69324100D1 (de) Schaltung und Verfahren für Rauschformung
DE69032446D1 (de) Halbleiterbauelement und Verfahren zu dessen Herstellung
DE59402033D1 (de) Zweipoliges SMT-Miniatur-Gehäuse für Halbleiterbauelemente und Verfahren zu dessen Herstellung
DE69210329D1 (de) Mehrschichtiger Träger für integrierte Schaltungen und Verfahren zu dessen Herstellung
DE69424882D1 (de) Verfahren und einrichtung für eine kreisschmierungsanlage
DE69324980D1 (de) Anschlussrahmen mit Schlitzen und Verfahren zum Spritzgiessen von Gehäusen für integrierte Schaltungen