DE4140330C1 - - Google Patents
Info
- Publication number
- DE4140330C1 DE4140330C1 DE4140330A DE4140330A DE4140330C1 DE 4140330 C1 DE4140330 C1 DE 4140330C1 DE 4140330 A DE4140330 A DE 4140330A DE 4140330 A DE4140330 A DE 4140330A DE 4140330 C1 DE4140330 C1 DE 4140330C1
- Authority
- DE
- Germany
- Prior art keywords
- silicon dioxide
- layer
- dioxide layer
- contact
- metallization layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- H10P95/00—
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Weting (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE4140330A DE4140330C1 (OSRAM) | 1991-12-06 | 1991-12-06 | |
| EP19920120649 EP0545411A3 (en) | 1991-12-06 | 1992-12-03 | Method for improving the step coverage at contact windows |
| JP4327026A JPH05251574A (ja) | 1991-12-06 | 1992-12-07 | コンタクト窓における段差被覆性改善方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE4140330A DE4140330C1 (OSRAM) | 1991-12-06 | 1991-12-06 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE4140330C1 true DE4140330C1 (OSRAM) | 1993-03-18 |
Family
ID=6446481
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE4140330A Expired - Fee Related DE4140330C1 (OSRAM) | 1991-12-06 | 1991-12-06 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0545411A3 (OSRAM) |
| JP (1) | JPH05251574A (OSRAM) |
| DE (1) | DE4140330C1 (OSRAM) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5874782A (en) * | 1995-08-24 | 1999-02-23 | International Business Machines Corporation | Wafer with elevated contact structures |
| CA3006799A1 (en) | 2015-12-01 | 2017-06-08 | The Arizona Board Of Regents On Behalf Of The University Of Arizona | Htert modulators and methods of use |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3705152A1 (de) * | 1986-02-20 | 1987-08-27 | Mitsubishi Electric Corp | Halbleitereinrichtung und verfahren zu deren herstellung |
| DE3915337A1 (de) * | 1989-05-10 | 1990-11-15 | Siemens Ag | Verfahren zum herstellen einer niederohmigen planen kontaktmetallisierung fuer hochintegrierte halbleiterschaltungen |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2554638A1 (de) * | 1975-12-04 | 1977-06-16 | Siemens Ag | Verfahren zur erzeugung definierter boeschungswinkel bei einer aetzkante |
| CA1339817C (en) * | 1989-05-31 | 1998-04-14 | Mitel Corporation | Curing and passivation of spin-on-glasses by a plasma process, and product produced thereby |
-
1991
- 1991-12-06 DE DE4140330A patent/DE4140330C1/de not_active Expired - Fee Related
-
1992
- 1992-12-03 EP EP19920120649 patent/EP0545411A3/en not_active Withdrawn
- 1992-12-07 JP JP4327026A patent/JPH05251574A/ja active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3705152A1 (de) * | 1986-02-20 | 1987-08-27 | Mitsubishi Electric Corp | Halbleitereinrichtung und verfahren zu deren herstellung |
| DE3915337A1 (de) * | 1989-05-10 | 1990-11-15 | Siemens Ag | Verfahren zum herstellen einer niederohmigen planen kontaktmetallisierung fuer hochintegrierte halbleiterschaltungen |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0545411A3 (en) | 1993-07-21 |
| JPH05251574A (ja) | 1993-09-28 |
| EP0545411A2 (en) | 1993-06-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE68917995T2 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung. | |
| DE4125221C2 (OSRAM) | ||
| DE10101568B4 (de) | Halbleitervorrichtung und Verfahren zur Herstellung derselben | |
| EP0057254B1 (de) | Verfahren zur Erzeugung von extremen Feinstrukturen | |
| DE2346565A1 (de) | Verfahren zur herstellung von mehrlagen-metallisierungen bei integrierten halbleiteranordnungen | |
| DE2709986A1 (de) | Verfahren zum herstellen von koplanaren schichten aus duennen filmen | |
| EP0002185A1 (de) | Verfahren zum Herstellen einer Verbindung zwischen zwei sich kreuzenden, auf der Oberfläche eines Substrats verlaufenden Leiterzügen | |
| DE2817258A1 (de) | Verfahren zur herstellung einer isolierschicht-feldeffekttransistorstruktur | |
| DE10219398B4 (de) | Herstellungsverfahren für eine Grabenanordnung mit Gräben unterschiedlicher Tiefe in einem Halbleitersubstrat | |
| DE60124704T2 (de) | Verfahren zur musterbildung | |
| DE69228099T2 (de) | Verfahren zur Herstellung von Sacklöchern und hergestellte Struktur | |
| DE2636971A1 (de) | Verfahren zum herstellen einer isolierenden schicht mit ebener oberflaeche auf einem substrat | |
| DE3856450T2 (de) | Verfahren zur Herstellung von einer elektrisch programmierbaren integrierten Schaltung mit schmelzbaren Kontaktbrücken | |
| DE69202634T2 (de) | Feldemissionsvorrichtung und Verfahren zur Herstellung. | |
| DE10200741A1 (de) | Verfahren zur Herstellung einer topologieoptimierten Elektrode für einen Resonator in Dünnfilmtechnologie | |
| EP0373258B1 (de) | Verfahren zur selbstjustierten Herstellung von Kontakten zwischen in übereinander angeordneten Verdrahtungsebenen einer integrierten Schaltung enthaltenen Leiterbahnen | |
| DE19819456B4 (de) | Verfahren zur Herstellung eines mikromechanischen Bauelements | |
| DE4140330C1 (OSRAM) | ||
| EP0026376A2 (de) | Verfahren zur Herstellung von integrierten Halbleiterschaltungen, insbesondere CCD-Schaltungen mit selbstjustierten, nichtüberlappenden Poly-Silizium-Elektroden | |
| EP0013728A1 (de) | Verfahren zur Herstellung von elektrischen Verbindungen zwischen Leiterschichten in Halbleiterstrukturen | |
| DE19719909A1 (de) | Zweifaches Damaszierverfahren | |
| DE2451486A1 (de) | Verfahren zum herstellen kleinster oeffnungen in integrierten schaltungen | |
| DE3112215A1 (de) | Verfahren zur herstellung einer halbleitervorrichtung | |
| DE2453528C2 (de) | Maskierungsverfahren | |
| DE19750896B4 (de) | Halbleitereinrichtung mit einer leitenden Schicht und ihr Herstellungsverfahren |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8100 | Publication of patent without earlier publication of application | ||
| D1 | Grant (no unexamined application published) patent law 81 | ||
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |