DE4032571C2 - - Google Patents

Info

Publication number
DE4032571C2
DE4032571C2 DE4032571A DE4032571A DE4032571C2 DE 4032571 C2 DE4032571 C2 DE 4032571C2 DE 4032571 A DE4032571 A DE 4032571A DE 4032571 A DE4032571 A DE 4032571A DE 4032571 C2 DE4032571 C2 DE 4032571C2
Authority
DE
Germany
Prior art keywords
parity
signal
interrupt
register
parity error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE4032571A
Other languages
German (de)
English (en)
Other versions
DE4032571A1 (de
Inventor
Louis Bennie Boynton Beach Fla. Us Capps Jun.
Jimmy Grant Forster
William Everett Boca Raton Fla. Us Price
Robert William Delray Beach Fla. Us Rupe
Kenneth Allen Boca Raton Fla. Us Uplinger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE4032571A1 publication Critical patent/DE4032571A1/de
Application granted granted Critical
Publication of DE4032571C2 publication Critical patent/DE4032571C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0766—Error or fault reporting or storing
    • G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storage Device Security (AREA)
  • Debugging And Monitoring (AREA)
DE4032571A 1989-10-16 1990-10-13 Einrichtung zur behandlung von paritaetsfehlern in speichergruppen von personal computern Granted DE4032571A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US42220489A 1989-10-16 1989-10-16

Publications (2)

Publication Number Publication Date
DE4032571A1 DE4032571A1 (de) 1991-05-02
DE4032571C2 true DE4032571C2 (https=) 1991-08-29

Family

ID=23673830

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69018365T Expired - Fee Related DE69018365T2 (de) 1989-10-16 1990-09-11 Speicherbankparitätsfehleranzeiger für Personalrechner.
DE4032571A Granted DE4032571A1 (de) 1989-10-16 1990-10-13 Einrichtung zur behandlung von paritaetsfehlern in speichergruppen von personal computern

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE69018365T Expired - Fee Related DE69018365T2 (de) 1989-10-16 1990-09-11 Speicherbankparitätsfehleranzeiger für Personalrechner.

Country Status (11)

Country Link
EP (1) EP0423933B1 (https=)
JP (1) JPH03132829A (https=)
KR (1) KR940002273B1 (https=)
CN (1) CN1017382B (https=)
AT (1) ATE120867T1 (https=)
AU (1) AU635971B2 (https=)
BR (1) BR9005193A (https=)
CA (1) CA2021834C (https=)
DE (2) DE69018365T2 (https=)
HK (1) HK71596A (https=)
ZA (1) ZA907497B (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10135285A1 (de) * 2001-07-19 2003-02-13 Infineon Technologies Ag Speichereinrichtung und Verfahren zum Betreiben eines eine Speichereinrichtung enthaltenden Systems

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5235602A (en) * 1991-06-11 1993-08-10 International Business Machines Corporation Synchronous/asynchronous i/o channel check and parity check detector
US7275202B2 (en) * 2004-04-07 2007-09-25 International Business Machines Corporation Method, system and program product for autonomous error recovery for memory devices
US9075741B2 (en) 2011-12-16 2015-07-07 Intel Corporation Dynamic error handling using parity and redundant rows

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5619593A (en) * 1979-07-23 1981-02-24 Nippon Telegr & Teleph Corp <Ntt> Parity check processing system for memory
CA1240066A (en) * 1985-08-15 1988-08-02 John R. Ramsay Dynamic memory refresh and parity checking circuit
US4809276A (en) * 1987-02-27 1989-02-28 Hutton/Prc Technology Partners 1 Memory failure detection apparatus
DE3716594C2 (de) * 1987-05-18 1995-08-24 Siemens Ag Schaltungsanordnung für Fernmeldeanlagen, insbesondere Fernsprechvermittlungsanlagen, mit Speichereinrichtungen, in denen gespeicherte Informationsportionen auf ihre Richtigkeit überprüft werden
JPH01236331A (ja) * 1988-03-17 1989-09-21 Nec Corp エラー検出方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10135285A1 (de) * 2001-07-19 2003-02-13 Infineon Technologies Ag Speichereinrichtung und Verfahren zum Betreiben eines eine Speichereinrichtung enthaltenden Systems
DE10135285B4 (de) * 2001-07-19 2005-08-04 Infineon Technologies Ag Speichereinrichtung und Verfahren zum Betreiben eines eine Speichereinrichtung enthaltenden Systems

Also Published As

Publication number Publication date
AU635971B2 (en) 1993-04-08
EP0423933A2 (en) 1991-04-24
EP0423933A3 (en) 1992-04-08
KR910008568A (ko) 1991-05-31
DE69018365T2 (de) 1995-10-12
ZA907497B (en) 1991-06-26
EP0423933B1 (en) 1995-04-05
CN1051095A (zh) 1991-05-01
AU6388890A (en) 1991-04-18
JPH03132829A (ja) 1991-06-06
HK71596A (en) 1996-05-03
BR9005193A (pt) 1991-09-17
DE4032571A1 (de) 1991-05-02
KR940002273B1 (ko) 1994-03-19
DE69018365D1 (de) 1995-05-11
CN1017382B (zh) 1992-07-08
CA2021834A1 (en) 1991-04-07
CA2021834C (en) 1993-12-21
ATE120867T1 (de) 1995-04-15

Similar Documents

Publication Publication Date Title
DE3686901T2 (de) Auf hohem systemniveau selbstpruefendes intelligentes e/a-steuergeraet.
DE2806024C2 (https=)
DE2619159C2 (de) Fehlererkennungs- und Korrektureinrichtung
DE68924223T2 (de) Mechanismus zum Prüfpunktwiederversuch.
DE3650651T2 (de) Fehlertolerantes Datenverarbeitungssystem
DE3855599T2 (de) System, das die Auswechselbarkeit der peripheren Einheiten ermöglicht
DE3882208T2 (de) Methode und Vorrichtung für fehlertolerante Datenintegritätsprüfung.
DE3789651T2 (de) Hochleistungsfehlererkennung und Fehlersuche in einem Taktsystem.
DE60002908T2 (de) Vorrichtung und verfahren zur verbesserten fehlerortung und diagnose in rechnern
DE102018112790A1 (de) Sichere Doppelpufferung unter Verwendung sicherer verketteter DMA-Listen
EP0104635A2 (de) Verfahren und Anordnung zum Prüfen eines digitalen Rechners
DE4220723A1 (de) Schaltkreis und verfahren zum detektieren eines fehlers in einem mikrocomputer
DE102011112174B4 (de) Vorrichtung und Verfahren zum Schutz und zur zerstörungsfreien Prüfung sicherheitsrelevanter Register
DE3128740A1 (de) Dynamisches halbleiter-speichersystem
DE4032571C2 (https=)
DE69419269T2 (de) Verfahren zur automatischen Ermittlung von offenen Schaltkreisen
DE19626184C2 (de) Vorrichtung zum Betreiben eines Systems mit zwei funktionsmäßig in einem Rechner parallel geschalteten Prozessoren
EP0141161A2 (de) Schaltungsanordnung zum Erkennen von statischen und dynamischen Fehlern in Schaltungsbaugruppen
EP1444700A2 (de) Speichertest
DE3855174T2 (de) Selbstprüfung der Paritätsregenerierung
DE1955721A1 (de) Datenverarbeitungssystem
DE102005020656B4 (de) Flankenerfassungsschaltung
DE3731097C2 (de) Schaltungsanordnung zur Überwachung einer von zwei Mikroprozessoren gesteuerten Einrichtung, insbesondere einer Kraftfahrzeug-Elektronik
EP0540536B1 (de) Schlüsselgerät mit einer anzeigeeinrichtung zur identifizierung einer fehlerhaften funktion im schlüsselgerät
EP0473806A1 (en) Apparatus and method for error detection and fault isolation

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee