US5253360A
(en)
*
|
1988-12-16 |
1993-10-12 |
Kabushiki Kaisha Toshiba |
Facsimile device having continuous operating capabilities immediately after recovery from trouble and related method
|
JPH02216545A
(ja)
*
|
1989-02-17 |
1990-08-29 |
Nec Corp |
実行履歴記憶装置
|
US5204936A
(en)
*
|
1989-03-14 |
1993-04-20 |
Canon Kabushiki Kaisha |
Process status supervisory system
|
US5146460A
(en)
*
|
1990-02-16 |
1992-09-08 |
International Business Machines |
Logic simulation using a hardware accelerator together with an automated error event isolation and trace facility
|
JPH04649A
(ja)
*
|
1990-04-18 |
1992-01-06 |
Nec Corp |
リモートチャネル装置の障害情報転送方式
|
JPH04139544A
(ja)
*
|
1990-10-01 |
1992-05-13 |
Fujitsu Ltd |
データ復元方法
|
US5168564A
(en)
*
|
1990-10-05 |
1992-12-01 |
Bull Hn Information Systems Inc. |
Cancel mechanism for resilient resource management and control
|
JP3516344B2
(ja)
*
|
1990-10-22 |
2004-04-05 |
株式会社日立製作所 |
分散処理システムの多重データ処理方法
|
DE4106784C2
(de)
*
|
1991-03-04 |
2000-04-13 |
Philips Corp Intellectual Pty |
Signalprozessor zur Verwendung in einem digitalen Funktelefon
|
US5269017A
(en)
*
|
1991-08-29 |
1993-12-07 |
International Business Machines Corporation |
Type 1, 2 and 3 retry and checkpointing
|
EP0529303A3
(en)
*
|
1991-08-29 |
1993-09-22 |
International Business Machines Corporation |
Checkpoint synchronization with instruction overlap enabled
|
US5293613A
(en)
*
|
1991-08-29 |
1994-03-08 |
International Business Machines Corporation |
Recovery control register
|
JPH0812616B2
(ja)
*
|
1991-09-11 |
1996-02-07 |
インターナショナル・ビジネス・マシーンズ・コーポレイション |
オペレーティングシステムカーネル用受動回復方法およびシステム
|
JPH05298134A
(ja)
*
|
1991-12-16 |
1993-11-12 |
Internatl Business Mach Corp <Ibm> |
コンピュータシステムにおける処理誤りの処理機構及び方法
|
US5398330A
(en)
|
1992-03-05 |
1995-03-14 |
Seiko Epson Corporation |
Register file backup queue
|
GB2272549B
(en)
*
|
1992-11-03 |
1997-01-29 |
Tolsys Ltd |
Memory checkpointing
|
US5488706A
(en)
*
|
1992-12-18 |
1996-01-30 |
Amdahl Corporation |
Retry request system in a pipeline data processing system where each requesting unit preserves the order of requests
|
US5459864A
(en)
*
|
1993-02-02 |
1995-10-17 |
International Business Machines Corporation |
Load balancing, error recovery, and reconfiguration control in a data movement subsystem with cooperating plural queue processors
|
US5568380A
(en)
*
|
1993-08-30 |
1996-10-22 |
International Business Machines Corporation |
Shadow register file for instruction rollback
|
US5809525A
(en)
*
|
1993-09-17 |
1998-09-15 |
International Business Machines Corporation |
Multi-level computer cache system providing plural cache controllers associated with memory address ranges and having cache directories
|
US5504859A
(en)
*
|
1993-11-09 |
1996-04-02 |
International Business Machines Corporation |
Data processor with enhanced error recovery
|
GB2284493B
(en)
*
|
1993-12-01 |
1998-04-01 |
Intel Corp |
Exception handling in a processor that performs speculative out-of-order instruction execution
|
US5371884A
(en)
*
|
1993-12-21 |
1994-12-06 |
Taligent, Inc. |
Processor fault recovery system
|
US5539895A
(en)
*
|
1994-05-12 |
1996-07-23 |
International Business Machines Corporation |
Hierarchical computer cache system
|
JP2774770B2
(ja)
*
|
1994-05-19 |
1998-07-09 |
株式会社東芝 |
デバッグ方式
|
JPH10506483A
(ja)
*
|
1994-06-10 |
1998-06-23 |
テキサス・マイクロ・インコーポレーテッド |
フォールト・トレラントなコンピュータ・システムのためのメイン・メモリ・システム及びチェックポイント用プロトコル
|
US5590277A
(en)
*
|
1994-06-22 |
1996-12-31 |
Lucent Technologies Inc. |
Progressive retry method and apparatus for software failure recovery in multi-process message-passing applications
|
CA2154509A1
(en)
*
|
1994-10-03 |
1996-04-04 |
Paul Peixoto Carreiro |
Method and apparatus for automatic frame transmission on a channel to controller interface in a data processing system
|
US5644742A
(en)
*
|
1995-02-14 |
1997-07-01 |
Hal Computer Systems, Inc. |
Processor structure and method for a time-out checkpoint
|
WO1996025705A1
(en)
*
|
1995-02-14 |
1996-08-22 |
Fujitsu Limited |
Structure and method for high-performance speculative execution processor providing special features
|
US5864657A
(en)
*
|
1995-11-29 |
1999-01-26 |
Texas Micro, Inc. |
Main memory system and checkpointing protocol for fault-tolerant computer system
|
TW379298B
(en)
*
|
1996-09-30 |
2000-01-11 |
Toshiba Corp |
Memory updating history saving device and memory updating history saving method
|
US6012148A
(en)
*
|
1997-01-29 |
2000-01-04 |
Unisys Corporation |
Programmable error detect/mask utilizing bus history stack
|
FR2760160B1
(fr)
*
|
1997-02-27 |
1999-03-26 |
Alsthom Cge Alcatel |
Procede d'election de la station active dans un systeme securise de traitement de l'information
|
US6625756B1
(en)
*
|
1997-12-19 |
2003-09-23 |
Intel Corporation |
Replay mechanism for soft error recovery
|
US6247118B1
(en)
*
|
1998-06-05 |
2001-06-12 |
Mcdonnell Douglas Corporation |
Systems and methods for transient error recovery in reduced instruction set computer processors via instruction retry
|
US6615366B1
(en)
*
|
1999-12-21 |
2003-09-02 |
Intel Corporation |
Microprocessor with dual execution core operable in high reliability mode
|
US6640313B1
(en)
*
|
1999-12-21 |
2003-10-28 |
Intel Corporation |
Microprocessor with high-reliability operating mode
|
US6625749B1
(en)
*
|
1999-12-21 |
2003-09-23 |
Intel Corporation |
Firmware mechanism for correcting soft errors
|
US6687853B1
(en)
*
|
2000-05-31 |
2004-02-03 |
International Business Machines Corporation |
Checkpointing for recovery of channels in a data processing system
|
US6772368B2
(en)
*
|
2000-12-11 |
2004-08-03 |
International Business Machines Corporation |
Multiprocessor with pair-wise high reliability mode, and method therefore
|
US6772372B2
(en)
*
|
2001-03-06 |
2004-08-03 |
Hewlett-Packard Development Company, L.P. |
System and method for monitoring unaligned memory accesses
|
US6880051B2
(en)
*
|
2002-03-14 |
2005-04-12 |
International Business Machines Corporation |
Method, system, and program for maintaining backup copies of files in a backup storage device
|
JP2004062309A
(ja)
*
|
2002-07-25 |
2004-02-26 |
Fujitsu Ltd |
不当命令処理方法及びプロセッサ
|
EP1496435A1
(de)
*
|
2003-07-11 |
2005-01-12 |
Yogitech Spa |
Gesicherte Mikrokontroller, Verfahren zum Entwurf eines gesichertes Mikrokontrollers, und Computerprogrammprodukt dafür
|
US7467325B2
(en)
*
|
2005-02-10 |
2008-12-16 |
International Business Machines Corporation |
Processor instruction retry recovery
|
US20060184771A1
(en)
*
|
2005-02-11 |
2006-08-17 |
International Business Machines |
Mini-refresh processor recovery as bug workaround method using existing recovery hardware
|
US7634641B2
(en)
|
2005-03-18 |
2009-12-15 |
Sun Microsystems, Inc. |
Method and apparatus for using multiple threads to spectulatively execute instructions
|
US7571304B2
(en)
|
2005-03-18 |
2009-08-04 |
Sun Microsystems, Inc. |
Generation of multiple checkpoints in a processor that supports speculative execution
|
US8078910B1
(en)
|
2008-12-15 |
2011-12-13 |
Open Invention Network, Llc |
Method and system for providing coordinated checkpointing to a group of independent computer applications
|
US7849292B1
(en)
|
2005-09-28 |
2010-12-07 |
Oracle America, Inc. |
Flag optimization of a trace
|
US7953961B1
(en)
|
2005-09-28 |
2011-05-31 |
Oracle America, Inc. |
Trace unit with an op path from a decoder (bypass mode) and from a basic-block builder
|
US8015359B1
(en)
|
2005-09-28 |
2011-09-06 |
Oracle America, Inc. |
Method and system for utilizing a common structure for trace verification and maintaining coherency in an instruction processing circuit
|
US7814298B1
(en)
|
2005-09-28 |
2010-10-12 |
Oracle America, Inc. |
Promoting and appending traces in an instruction processing circuit based upon a bias value
|
US7953933B1
(en)
|
2005-09-28 |
2011-05-31 |
Oracle America, Inc. |
Instruction cache, decoder circuit, basic block cache circuit and multi-block cache circuit
|
US7783863B1
(en)
|
2005-09-28 |
2010-08-24 |
Oracle America, Inc. |
Graceful degradation in a trace-based processor
|
US7779307B1
(en)
|
2005-09-28 |
2010-08-17 |
Oracle America, Inc. |
Memory ordering queue tightly coupled with a versioning cache circuit
|
US7870369B1
(en)
|
2005-09-28 |
2011-01-11 |
Oracle America, Inc. |
Abort prioritization in a trace-based processor
|
US7949854B1
(en)
|
2005-09-28 |
2011-05-24 |
Oracle America, Inc. |
Trace unit with a trace builder
|
US8032710B1
(en)
|
2005-09-28 |
2011-10-04 |
Oracle America, Inc. |
System and method for ensuring coherency in trace execution
|
US7747822B1
(en)
|
2005-10-31 |
2010-06-29 |
Oracle America Inc. |
Maintaining memory coherency with a trace cache
|
US8499293B1
(en)
|
2005-09-28 |
2013-07-30 |
Oracle America, Inc. |
Symbolic renaming optimization of a trace
|
US7606975B1
(en)
|
2005-09-28 |
2009-10-20 |
Sun Microsystems, Inc. |
Trace cache for efficient self-modifying code processing
|
US8037285B1
(en)
|
2005-09-28 |
2011-10-11 |
Oracle America, Inc. |
Trace unit
|
US7966479B1
(en)
|
2005-09-28 |
2011-06-21 |
Oracle America, Inc. |
Concurrent vs. low power branch prediction
|
US8370576B1
(en)
|
2005-09-28 |
2013-02-05 |
Oracle America, Inc. |
Cache rollback acceleration via a bank based versioning cache ciruit
|
US7937564B1
(en)
|
2005-09-28 |
2011-05-03 |
Oracle America, Inc. |
Emit vector optimization of a trace
|
US8024522B1
(en)
|
2005-09-28 |
2011-09-20 |
Oracle America, Inc. |
Memory ordering queue/versioning cache circuit
|
US7877630B1
(en)
|
2005-09-28 |
2011-01-25 |
Oracle America, Inc. |
Trace based rollback of a speculatively updated cache
|
US7568088B1
(en)
*
|
2005-10-26 |
2009-07-28 |
Sun Microsystems, Inc. |
Flag management in processors enabled for speculative execution of micro-operation traces
|
US8019944B1
(en)
|
2005-09-28 |
2011-09-13 |
Oracle America, Inc. |
Checking for a memory ordering violation after a speculative cache write
|
US7987342B1
(en)
|
2005-09-28 |
2011-07-26 |
Oracle America, Inc. |
Trace unit with a decoder, a basic-block cache, a multi-block cache, and sequencer
|
US8051247B1
(en)
|
2005-09-28 |
2011-11-01 |
Oracle America, Inc. |
Trace based deallocation of entries in a versioning cache circuit
|
US7797517B1
(en)
|
2005-11-18 |
2010-09-14 |
Oracle America, Inc. |
Trace optimization via fusing operations of a target architecture operation set
|
US7681019B1
(en)
|
2005-11-18 |
2010-03-16 |
Sun Microsystems, Inc. |
Executing functions determined via a collection of operations from translated instructions
|
DE102006012042A1
(de)
*
|
2006-03-16 |
2007-09-20 |
Kuka Roboter Gmbh |
Steuervorrichtung zur fehlersicheren Steuerung einer Maschine
|
US8370609B1
(en)
|
2006-09-27 |
2013-02-05 |
Oracle America, Inc. |
Data cache rollbacks for failed speculative traces with memory operations
|
US8010745B1
(en)
|
2006-09-27 |
2011-08-30 |
Oracle America, Inc. |
Rolling back a speculative update of a non-modifiable cache line
|
JP4919985B2
(ja)
*
|
2008-02-25 |
2012-04-18 |
中国電力株式会社 |
移動用変圧器
|
US9354977B1
(en)
*
|
2008-12-15 |
2016-05-31 |
Open Invention Network Llc |
System and method for hybrid kernel- and user-space incremental and full checkpointing
|
US10019327B1
(en)
|
2008-12-15 |
2018-07-10 |
Open Invention Network Llc |
System and method for hybrid kernel- and user-space incremental and full checkpointing
|
US9256496B1
(en)
*
|
2008-12-15 |
2016-02-09 |
Open Invention Network, Llc |
System and method for hybrid kernel—and user-space incremental and full checkpointing
|
US8745442B1
(en)
|
2011-04-28 |
2014-06-03 |
Open Invention Network, Llc |
System and method for hybrid kernel- and user-space checkpointing
|
US11625307B1
(en)
|
2011-04-28 |
2023-04-11 |
International Business Machines Corporation |
System and method for hybrid kernel- and user-space incremental and full checkpointing
|
US11307941B1
(en)
|
2011-04-28 |
2022-04-19 |
Open Invention Network Llc |
System and method for hybrid kernel- and user-space incremental and full checkpointing
|
US8930318B1
(en)
*
|
2011-09-29 |
2015-01-06 |
Google Inc. |
Systems and methods for handling interruptions while updating of an electronic device
|
US9588845B2
(en)
*
|
2014-02-10 |
2017-03-07 |
Via Alliance Semiconductor Co., Ltd. |
Processor that recovers from excessive approximate computing error
|
US10235232B2
(en)
|
2014-02-10 |
2019-03-19 |
Via Alliance Semiconductor Co., Ltd |
Processor with approximate computing execution unit that includes an approximation control register having an approximation mode flag, an approximation amount, and an error threshold, where the approximation control register is writable by an instruction set instruction
|