DE3853450D1 - Anordnung zur Synchronisierung der Ausgangspulse einer Schaltung mit einem Eingangstakt. - Google Patents

Anordnung zur Synchronisierung der Ausgangspulse einer Schaltung mit einem Eingangstakt.

Info

Publication number
DE3853450D1
DE3853450D1 DE3853450T DE3853450T DE3853450D1 DE 3853450 D1 DE3853450 D1 DE 3853450D1 DE 3853450 T DE3853450 T DE 3853450T DE 3853450 T DE3853450 T DE 3853450T DE 3853450 D1 DE3853450 D1 DE 3853450D1
Authority
DE
Germany
Prior art keywords
synchronizing
circuit
arrangement
input clock
output pulses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3853450T
Other languages
English (en)
Other versions
DE3853450T2 (de
Inventor
Michael J Redig
David M Prater
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agilent Technologies Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Application granted granted Critical
Publication of DE3853450D1 publication Critical patent/DE3853450D1/de
Publication of DE3853450T2 publication Critical patent/DE3853450T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G01R31/3191—Calibration
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE3853450T 1987-06-24 1988-05-26 Anordnung zur Synchronisierung der Ausgangspulse einer Schaltung mit einem Eingangstakt. Expired - Fee Related DE3853450T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/065,971 US4813005A (en) 1987-06-24 1987-06-24 Device for synchronizing the output pulses of a circuit with an input clock

Publications (2)

Publication Number Publication Date
DE3853450D1 true DE3853450D1 (de) 1995-05-04
DE3853450T2 DE3853450T2 (de) 1995-07-27

Family

ID=22066403

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3853450T Expired - Fee Related DE3853450T2 (de) 1987-06-24 1988-05-26 Anordnung zur Synchronisierung der Ausgangspulse einer Schaltung mit einem Eingangstakt.

Country Status (5)

Country Link
US (1) US4813005A (de)
EP (1) EP0297719B1 (de)
JP (1) JP2749325B2 (de)
KR (1) KR910009087B1 (de)
DE (1) DE3853450T2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4902986B1 (en) * 1989-01-30 1998-09-01 Credence Systems Corp Phased locked loop to provide precise frequency and phase tracking of two signals
US4958309A (en) * 1989-01-30 1990-09-18 Nrc Corporation Apparatus and method for changing frequencies
US5045782A (en) * 1990-01-23 1991-09-03 Hewlett-Packard Company Negative feedback high current driver for in-circuit tester
JP2785996B2 (ja) * 1990-04-19 1998-08-13 日本電気株式会社 Ｐｌｌ周波数シンセサイザ
EP0596657A3 (de) * 1992-11-05 1994-12-07 American Telephone & Telegraph Normalisierung der sichtbaren Fortpflanzungsverzögerung.
EP1120912A1 (de) * 1993-02-05 2001-08-01 Sun Microsystems, Inc. Verfahren und Gerät zur Taktsteuerung
JP3754070B2 (ja) * 1994-02-15 2006-03-08 ラムバス・インコーポレーテッド 遅延ロック・ループ
US5796673A (en) 1994-10-06 1998-08-18 Mosaid Technologies Incorporated Delay locked loop implementation in a synchronous dynamic random access memory
EP1146643B1 (de) 1995-05-26 2005-12-21 Rambus Inc. Phasenschieber zur Verwendung in einem Quadratur-Taktgenerator
WO1997005740A1 (en) * 1995-07-28 1997-02-13 Litton Systems Canada Limited Method and apparatus for digitizing video signals especially for flat panel lcd displays
JP3729600B2 (ja) * 1997-05-16 2005-12-21 株式会社ルネサステクノロジ 遅延制御回路
US5991888A (en) * 1997-09-26 1999-11-23 Advanced Micro Devices, Inc. Test clock modes
US6125465A (en) * 1998-01-09 2000-09-26 International Business Machines Corporation Isolation/removal of faults during LBIST testing
JP2001141792A (ja) * 1999-10-01 2001-05-25 Schlumberger Technol Inc 源同期信号出力を有する電子デバイスを試験する方法および装置
US6373289B1 (en) * 2000-12-26 2002-04-16 Intel Corporation Data and strobe repeater having a frequency control unit to re-time the data and reject delay variation in the strobe
JP3637014B2 (ja) 2001-11-21 2005-04-06 日本電気株式会社 クロック同期はずれ検出回路及びそれを用いた光受信装置
JP4152323B2 (ja) * 2002-01-10 2008-09-17 株式会社アドバンテスト 被測定ｌｓｉの試験装置
JP4006260B2 (ja) * 2002-04-26 2007-11-14 株式会社アドバンテスト 半導体試験装置
CN100417024C (zh) * 2002-10-30 2008-09-03 联发科技股份有限公司 低稳态误差的锁相回路及其校正电路
JP5255282B2 (ja) * 2005-12-28 2013-08-07 株式会社アドバンテスト 試験装置、試験方法、および、プログラム
CN101542908B (zh) * 2007-07-23 2012-10-03 松下电器产业株式会社 数字pll装置
US8145171B2 (en) * 2008-10-08 2012-03-27 Qualcomm Incorporated Clock clean-up phase-locked loop (PLL)
CN103676744A (zh) * 2013-12-16 2014-03-26 天津七六四通信导航技术有限公司 一种监视信号和定时处理器调试夹具
WO2024014192A1 (ja) * 2022-07-15 2024-01-18 国立大学法人東北大学 アニオン含有無機固体材料およびアニオン含有無機固体材料の製造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2205775B1 (de) * 1972-11-06 1980-04-30 Cit Alcatel
US4166979A (en) * 1976-05-10 1979-09-04 Schlumberger Technology Corporation System and method for extracting timing information from a modulated carrier
JPS53130911A (en) * 1977-04-20 1978-11-15 Matsushita Electric Ind Co Ltd Pll synthesizer
US4145667A (en) * 1977-09-13 1979-03-20 Bell Telephone Laboratories, Incorporated Phase locked loop frequency synthesizer using digital modulo arithmetic
US4215430A (en) * 1978-09-26 1980-07-29 Control Data Corporation Fast synchronization circuit for phase locked looped decoder
FR2480048A1 (fr) * 1980-04-04 1981-10-09 Labo Cent Telecommunicat Boucle analogique a verrouillage en frequence
US4518998A (en) * 1982-06-03 1985-05-21 Klimsch/Optronics, Inc. Method and apparatus for producing a time advanced output pulse train from an input pulse train
JPS61191121A (ja) * 1985-02-20 1986-08-25 Hitachi Ltd 発振装置
US4646030A (en) * 1986-03-03 1987-02-24 Tektronix, Inc. Triggered frequency locked oscillator having programmable delay circuit
DE3635429A1 (de) * 1986-10-17 1988-04-21 Siemens Ag Phasenregelkreis

Also Published As

Publication number Publication date
DE3853450T2 (de) 1995-07-27
EP0297719B1 (de) 1995-03-29
KR890001296A (ko) 1989-03-20
KR910009087B1 (ko) 1991-10-28
EP0297719A2 (de) 1989-01-04
US4813005A (en) 1989-03-14
JPS6419827A (en) 1989-01-23
EP0297719A3 (en) 1990-07-04
JP2749325B2 (ja) 1998-05-13

Similar Documents

Publication Publication Date Title
DE3853450D1 (de) Anordnung zur Synchronisierung der Ausgangspulse einer Schaltung mit einem Eingangstakt.
EP0357440A3 (de) Elektrooptischer Abtastsystemtakt- und Stimulusmustergenerator
DE3864232D1 (de) Anordnung zur strukturellen pruefung einer integrierten schaltung.
ATE73237T1 (de) Pruefeinrichtung.
DE3882489D1 (de) Pll-schaltung zum generieren eines mit einem eingangssignal mittels eines geschalteten teilers synchronisierten ausgangssignals.
DE69517604D1 (de) Zeitgeber mit mehreren kohärenten synchronisierten takten
DE3888794D1 (de) Verfahren und Schaltungsanordnung zur Frequenznachstimmung einer Frequenzquelle.
DE68911410D1 (de) Programmierbare Zeitvorverschiebung.
DE3674920D1 (de) Schaltungsanordnung zur erzeugung eines der frequenz eines wechselstromsignals zugeordneten messsignals.
JPS548451A (en) Digital-type frequency adjusting circuit
DE3865074D1 (de) Referenzzeitvorrichtung mit konstanter stabilitaet fuer kurz- und langzeitmessungen.
DE69431936D1 (de) Verfahren und Gerät zur Taktsteuerung
JPS6418284A (en) Method and equipment for stabilizing oscillation frequency intervals of plural laser devices
DE68915553D1 (de) Verfahren und Vorrichtung zur Auswertung optischer Signale mit Verwendung einer gategesteuerten Modulationsquelle und eines optischen Verzögerungskreises zum Erhalt eines Selbsthomodyn-Empfängers.
DE59203815D1 (de) Elektrische schaltung zum messen der frequenz von laserdopplersignalen.
CH677577GA3 (de)
DE3064019D1 (en) Method and arrangement for measuring the jitter of pulse signals in digital transmission systems
JPS5489487A (en) Measuring system of semicondcutor integrated circuit device
DE69200796D1 (de) Automatische Anordnung zur Phasenverriegelung eines Ausgangssignals einer Schaltung.
JPS6459173A (en) Pattern generating device for testing of two-port memory
DE3876972D1 (de) Verfahren zum gewinnen eines steuersignals fuer die phase eines lokalen traegersignals.
DE3586042D1 (de) Schaltungsanordnung zum ableiten eines stellsignals.
JPS5545208A (en) Phase detection circuit
JPS5566131A (en) Integrated circuit
JPS57199969A (en) Magnetic field measuring device

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: AGILENT TECHNOLOGIES, INC. (N.D.GES.D.STAATES DELA

8339 Ceased/non-payment of the annual fee