DE3781294T2 - Halbleiterspeicheranordnung. - Google Patents

Halbleiterspeicheranordnung.

Info

Publication number
DE3781294T2
DE3781294T2 DE8787400607T DE3781294T DE3781294T2 DE 3781294 T2 DE3781294 T2 DE 3781294T2 DE 8787400607 T DE8787400607 T DE 8787400607T DE 3781294 T DE3781294 T DE 3781294T DE 3781294 T2 DE3781294 T2 DE 3781294T2
Authority
DE
Germany
Prior art keywords
control circuit
cell blocks
data
access control
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8787400607T
Other languages
English (en)
Other versions
DE3781294D1 (de
Inventor
Yoshihiro Takemae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE3781294D1 publication Critical patent/DE3781294D1/de
Publication of DE3781294T2 publication Critical patent/DE3781294T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)
DE8787400607T 1986-03-18 1987-03-18 Halbleiterspeicheranordnung. Expired - Lifetime DE3781294T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61058205A JPH0612613B2 (ja) 1986-03-18 1986-03-18 半導体記憶装置

Publications (2)

Publication Number Publication Date
DE3781294D1 DE3781294D1 (de) 1992-10-01
DE3781294T2 true DE3781294T2 (de) 1992-12-17

Family

ID=13077532

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8787400607T Expired - Lifetime DE3781294T2 (de) 1986-03-18 1987-03-18 Halbleiterspeicheranordnung.

Country Status (5)

Country Link
US (1) US4766573A (de)
EP (1) EP0238417B1 (de)
JP (1) JPH0612613B2 (de)
KR (1) KR910002501B1 (de)
DE (1) DE3781294T2 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2514954B2 (ja) * 1987-03-13 1996-07-10 三菱電機株式会社 Ｉｃカ−ド
JPH0814985B2 (ja) * 1989-06-06 1996-02-14 富士通株式会社 半導体記憶装置
JPH0748320B2 (ja) * 1989-07-24 1995-05-24 セイコー電子工業株式会社 半導体不揮発性メモリ
JPH04144000A (ja) * 1990-10-03 1992-05-18 Mitsubishi Electric Corp 半導体記憶装置
JP2741112B2 (ja) * 1991-03-29 1998-04-15 シャープ株式会社 ディジタル変調方式およびディジタル変調装置
KR940010838B1 (ko) * 1991-10-28 1994-11-17 삼성전자 주식회사 데이타 출력 콘트롤 회로
US5748547A (en) * 1996-05-24 1998-05-05 Shau; Jeng-Jye High performance semiconductor memory devices having multiple dimension bit lines
US20050036363A1 (en) * 1996-05-24 2005-02-17 Jeng-Jye Shau High performance embedded semiconductor memory devices with multiple dimension first-level bit-lines
US7064376B2 (en) * 1996-05-24 2006-06-20 Jeng-Jye Shau High performance embedded semiconductor memory devices with multiple dimension first-level bit-lines
JPH10177800A (ja) * 1996-10-21 1998-06-30 Texas Instr Inc <Ti> エラー訂正ダイナミック・メモリ及びそのエラー訂正方法
JP3177207B2 (ja) * 1998-01-27 2001-06-18 インターナショナル・ビジネス・マシーンズ・コーポレ−ション リフレッシュ間隔制御装置及び方法、並びにコンピュータ
US6668341B1 (en) * 1999-11-13 2003-12-23 International Business Machines Corporation Storage cell with integrated soft error detection and correction
JP3938842B2 (ja) * 2000-12-04 2007-06-27 富士通株式会社 半導体記憶装置
JP4001724B2 (ja) * 2001-03-29 2007-10-31 富士通株式会社 半導体記憶装置
JP4782302B2 (ja) * 2001-04-18 2011-09-28 富士通セミコンダクター株式会社 半導体記憶装置
US20030009721A1 (en) * 2001-07-06 2003-01-09 International Business Machines Corporation Method and system for background ECC scrubbing for a memory array
JP4768163B2 (ja) 2001-08-03 2011-09-07 富士通セミコンダクター株式会社 半導体メモリ
JP4041358B2 (ja) * 2002-07-04 2008-01-30 富士通株式会社 半導体メモリ
KR100481820B1 (ko) * 2002-09-26 2005-04-11 (주)실리콘세븐 패러티로서 비유효한 출력 데이터를 보정하는 에스램 호한메모리와 그 구동방법
JP4300462B2 (ja) * 2003-04-23 2009-07-22 富士フイルム株式会社 情報記録再生方法及び装置
WO2005017914A1 (ja) * 2003-08-18 2005-02-24 Fujitsu Limited 半導体メモリおよび半導体メモリの動作方法
JP2005327437A (ja) * 2004-04-12 2005-11-24 Nec Electronics Corp 半導体記憶装置
US7099221B2 (en) 2004-05-06 2006-08-29 Micron Technology, Inc. Memory controller method and system compensating for memory cell data losses
US20060010339A1 (en) * 2004-06-24 2006-01-12 Klein Dean A Memory system and method having selective ECC during low power refresh
US7340668B2 (en) * 2004-06-25 2008-03-04 Micron Technology, Inc. Low power cost-effective ECC memory system and method
US7116602B2 (en) * 2004-07-15 2006-10-03 Micron Technology, Inc. Method and system for controlling refresh to avoid memory cell data losses
US6965537B1 (en) * 2004-08-31 2005-11-15 Micron Technology, Inc. Memory system and method using ECC to achieve low power refresh
US7894289B2 (en) 2006-10-11 2011-02-22 Micron Technology, Inc. Memory system and method using partial ECC to achieve low power refresh and fast access to data
US7900120B2 (en) 2006-10-18 2011-03-01 Micron Technology, Inc. Memory system and method using ECC with flag bit to identify modified data
JP5216244B2 (ja) * 2007-05-31 2013-06-19 株式会社東芝 データリフレッシュ装置、及びデータリフレッシュ方法
JP5127350B2 (ja) 2007-07-31 2013-01-23 株式会社東芝 半導体記憶装置
US8473808B2 (en) * 2010-01-26 2013-06-25 Qimonda Ag Semiconductor memory having non-standard form factor
US9514800B1 (en) * 2016-03-26 2016-12-06 Bo Liu DRAM and self-refresh method
US11640331B2 (en) * 2021-07-29 2023-05-02 Texas Instruments Incorporated Securing physical layer startup from a low-power state

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2247835C3 (de) * 1972-09-29 1978-10-05 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zum Regenerieren der Speicherinhalte von MOS-Speichern und MOS-Speicher zur Durchführung dieses Verfahrens
US3811117A (en) * 1972-10-19 1974-05-14 Ibm Time ordered memory system and operation
IT1041882B (it) * 1975-08-20 1980-01-10 Honeywell Inf Systems Memoria dinamica a semiconduttori e relativo sistema di recarica
JPS5564690A (en) * 1978-11-06 1980-05-15 Nippon Telegr & Teleph Corp <Ntt> Error detection and correction system of semiconductor memory device
US4506362A (en) * 1978-12-22 1985-03-19 Gould Inc. Systematic memory error detection and correction apparatus and method
JPS5683896A (en) * 1979-12-11 1981-07-08 Nec Corp Memory circuit
EP0054023A1 (de) * 1980-06-02 1982-06-23 Mostek Corporation Halbleiter-gedächtnis zur verwendung in zusammenhang mit fehleraufspüren und verbesserungskreis
US4542454A (en) * 1983-03-30 1985-09-17 Advanced Micro Devices, Inc. Apparatus for controlling access to a memory

Also Published As

Publication number Publication date
JPS62222497A (ja) 1987-09-30
JPH0612613B2 (ja) 1994-02-16
EP0238417A2 (de) 1987-09-23
KR870009389A (ko) 1987-10-26
EP0238417A3 (en) 1989-11-02
US4766573A (en) 1988-08-23
KR910002501B1 (ko) 1991-04-23
DE3781294D1 (de) 1992-10-01
EP0238417B1 (de) 1992-08-26

Similar Documents

Publication Publication Date Title
DE3781294D1 (de) Halbleiterspeicheranordnung.
KR910005308A (ko) 반도체 메모리
EP0264893A3 (de) Halbleiterspeicher
KR850008023A (ko) 반도체 기억장치
KR880003328A (ko) 반도체 메모리장치
EP0193210A3 (de) Halbleiterspeichergerät mit einer eingebauten Prüfschaltung
CA2012668A1 (en) Four transistor static ram cell
KR870008320A (ko) 상이형 메모리셀로 구성되는 반도체 메모리장치
KR880000960A (ko) 반도체 메모리
KR940010107A (ko) 랜덤 액세스 메모리 및 그에 사용하기 위한 방법
JPS578560B2 (de)
KR870010549A (ko) 반도체 기억장치
JPS55125597A (en) Semiconductor memory circuit
KR850008238A (ko) 반도체 기억장치
JPS6446300A (en) Semiconductor memory
JP2969896B2 (ja) Ｒａｍのデータ書き込み制御方法
JPS5877085A (ja) 半導体メモリ
JPS56159886A (en) Buffer memory device
JPS56159885A (en) Storage device
JPS56114197A (en) Semiconductor memory device
JPS6423488A (en) Memory
KR900005314A (ko) 디지탈신호 처리장치
JPS5798197A (en) Multiplexing memory device
KR880002304Y1 (ko) Dram의 행열 어드레스 선택회로
JPS56105546A (en) Memory mapping circuit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition