DE3587190D1 - Fehlerkorrekturschaltung mit einem reduzierten syndromwort. - Google Patents

Fehlerkorrekturschaltung mit einem reduzierten syndromwort.

Info

Publication number
DE3587190D1
DE3587190D1 DE8585402566T DE3587190T DE3587190D1 DE 3587190 D1 DE3587190 D1 DE 3587190D1 DE 8585402566 T DE8585402566 T DE 8585402566T DE 3587190 T DE3587190 T DE 3587190T DE 3587190 D1 DE3587190 D1 DE 3587190D1
Authority
DE
Germany
Prior art keywords
error correction
correction circuit
syndrome word
reduced
reduced syndrome
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8585402566T
Other languages
English (en)
Other versions
DE3587190T2 (de
Inventor
Robert J Proebsting
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
SGS Thomson Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics Inc filed Critical SGS Thomson Microelectronics Inc
Application granted granted Critical
Publication of DE3587190D1 publication Critical patent/DE3587190D1/de
Publication of DE3587190T2 publication Critical patent/DE3587190T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/24Testing correct operation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/102Error in check bits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/19Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
DE8585402566T 1984-12-26 1985-12-20 Fehlerkorrekturschaltung mit einem reduzierten syndromwort. Expired - Fee Related DE3587190T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/686,333 US4649540A (en) 1984-12-26 1984-12-26 Error-correcting circuit having a reduced syndrome word

Publications (2)

Publication Number Publication Date
DE3587190D1 true DE3587190D1 (de) 1993-04-22
DE3587190T2 DE3587190T2 (de) 1993-08-05

Family

ID=24755879

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585402566T Expired - Fee Related DE3587190T2 (de) 1984-12-26 1985-12-20 Fehlerkorrekturschaltung mit einem reduzierten syndromwort.

Country Status (5)

Country Link
US (1) US4649540A (de)
EP (1) EP0186588B1 (de)
JP (1) JP2539343B2 (de)
KR (1) KR950003518B1 (de)
DE (1) DE3587190T2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62120670A (ja) * 1985-11-20 1987-06-01 Sony Corp デ−タの誤り訂正方法
US5003539A (en) * 1986-04-11 1991-03-26 Ampex Corporation Apparatus and method for encoding and decoding attribute data into error checking symbols of main data
JPS63503016A (ja) * 1986-04-11 1988-11-02 アムペツクス コーポレーシヨン 主データの誤差チエツク記号に属性データを符号化及び復号化するための装置及び方法
US4763330A (en) * 1986-05-06 1988-08-09 Mita Industrial Co., Ltd. Syndrome calculating apparatus
US4777635A (en) * 1986-08-08 1988-10-11 Data Systems Technology Corp. Reed-Solomon code encoder and syndrome generator circuit
JPH07114377B2 (ja) * 1987-05-01 1995-12-06 日本電気株式会社 単一誤り訂正機構
US5267241A (en) * 1990-04-04 1993-11-30 Avasem Corporation Error correction code dynamic range control system
JP2745252B2 (ja) * 1991-06-24 1998-04-28 三菱電機株式会社 半導体記憶装置
US6367046B1 (en) * 1992-09-23 2002-04-02 International Business Machines Corporation Multi-bit error correction system
US7158058B1 (en) 2002-12-09 2007-01-02 Marvell International Ltd. Method and apparatus for generating a seed set in a data dependent seed selector
KR20060073932A (ko) * 2003-08-12 2006-06-29 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 디코더 회로 및 전력 감소 방법
JP4619931B2 (ja) 2005-11-22 2011-01-26 株式会社東芝 復号装置、記憶装置および復号方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3534331A (en) * 1967-08-15 1970-10-13 Stanford Research Inst Encoding-decoding array
US3825893A (en) * 1973-05-29 1974-07-23 Ibm Modular distributed error detection and correction apparatus and method
JPS5171001A (en) * 1974-12-17 1976-06-19 Casio Computer Co Ltd Heiretsujohono chetsukuhoshiki
US4345328A (en) * 1980-06-30 1982-08-17 Sperry Corporation ECC Check bit generation using through checking parity bits
US4359772A (en) * 1980-11-14 1982-11-16 International Business Machines Corporation Dual function error correcting system
US4561095A (en) * 1982-07-19 1985-12-24 Fairchild Camera & Instrument Corporation High-speed error correcting random access memory system
US4523314A (en) * 1983-02-07 1985-06-11 Sperry Corporation Read error occurrence detector for error checking and correcting system

Also Published As

Publication number Publication date
DE3587190T2 (de) 1993-08-05
KR860005509A (ko) 1986-07-23
EP0186588A3 (en) 1989-03-08
US4649540A (en) 1987-03-10
KR950003518B1 (ko) 1995-04-13
JPS61221834A (ja) 1986-10-02
EP0186588A2 (de) 1986-07-02
JP2539343B2 (ja) 1996-10-02
EP0186588B1 (de) 1993-03-17

Similar Documents

Publication Publication Date Title
DE68924944D1 (de) Fehlerkorrekturschaltung.
DE3280247D1 (de) Kodierverfahren mit fehlerkorrektur.
DE3689819D1 (de) Fehler-Korrektur-Koder/Dekoder.
DE68917188D1 (de) Kode-Fehler-Korrekturgerät.
AU544805B2 (en) Error correction
AU565309B2 (en) Error correction coding
AU7200081A (en) Information error correction
DE3586328D1 (de) Digitales uebertragungssystem mit einem fehlerkorrekturkoder und dekoder und einem verwuerfler/entwuerfler.
DE3280181D1 (de) Korrektur von systematischen fehlern in einem balkenkodeabtaster.
DE3580147D1 (de) Fehlerkorrektursystem.
DE3586375T2 (de) Halbleiterspeicheranordnung mit einer redundanzschaltung.
DE3587190D1 (de) Fehlerkorrekturschaltung mit einem reduzierten syndromwort.
DE3685914D1 (de) Fehlerkorrekturmechanismus.
DE3878787D1 (de) Halbleiterspeicher mit einer mitintegrierten fehlerkorrekturanordnung und integrierte schaltung mit einem derartigen halbleiterspeicher.
DE3482979D1 (de) Halbleiteranordnung mit einem heterouebergang.
DE3882175T2 (de) Fehlerkorrektur-Kode für einen B-bit-pro-Chip-Speicher mit verminderten Redundanz.
DE3889296T2 (de) PSK-Modulation mit einem Fehlerkorrekturspeicher.
DE3483460D1 (de) Vorrichtung mit fehlerkorrektur.
DE3583568D1 (de) Geraet zur fehlerkorrektur.
DE3586718D1 (de) Festwertspeicher mit interdigitalen bitzeilen.
DE68914777T2 (de) Paralleler Analog-Digitalwandler mit Fehlerkorrekturschaltung.
DE3582547D1 (de) Fehlerkorrektionsverfahren und -vorrichtung.
DE3682995D1 (de) Korrekturkreis fuer geschwindigkeitsfehler in einem zeitbasiskorrektor.
DE3882138T2 (de) Fehlerberichtigung in autopiloten.
DE3481747D1 (de) Halbleiteranordnung mit einem heterouebergang.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: SGS-THOMSON MICROELECTRONICS INC. (N.D.GES.DES STA

8339 Ceased/non-payment of the annual fee