DE3576056D1 - Verfahren zum herstellen einer integrierten halbleiterschaltung unter verwendung eines organischen filmes. - Google Patents

Verfahren zum herstellen einer integrierten halbleiterschaltung unter verwendung eines organischen filmes.

Info

Publication number
DE3576056D1
DE3576056D1 DE8585108627T DE3576056T DE3576056D1 DE 3576056 D1 DE3576056 D1 DE 3576056D1 DE 8585108627 T DE8585108627 T DE 8585108627T DE 3576056 T DE3576056 T DE 3576056T DE 3576056 D1 DE3576056 D1 DE 3576056D1
Authority
DE
Germany
Prior art keywords
producing
organic film
semiconductor circuit
integrated semiconductor
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8585108627T
Other languages
English (en)
Inventor
Yasuhiro Mochizuki
Kiyoshi Tsukuda
Naohiro Momma
Mitsuru Hirao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP59142438A external-priority patent/JPS6123344A/ja
Priority claimed from JP14430084A external-priority patent/JPS6124252A/ja
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of DE3576056D1 publication Critical patent/DE3576056D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02277—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition the reactions being activated by other means than plasma or thermal, e.g. photo-CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
DE8585108627T 1984-07-11 1985-07-11 Verfahren zum herstellen einer integrierten halbleiterschaltung unter verwendung eines organischen filmes. Expired - Lifetime DE3576056D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP59142438A JPS6123344A (ja) 1984-07-11 1984-07-11 半導体集積回路の製造方法
JP14430084A JPS6124252A (ja) 1984-07-13 1984-07-13 半導体集積回路の製造方法

Publications (1)

Publication Number Publication Date
DE3576056D1 true DE3576056D1 (de) 1990-03-22

Family

ID=26474439

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585108627T Expired - Lifetime DE3576056D1 (de) 1984-07-11 1985-07-11 Verfahren zum herstellen einer integrierten halbleiterschaltung unter verwendung eines organischen filmes.

Country Status (2)

Country Link
EP (1) EP0171605B1 (de)
DE (1) DE3576056D1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2697315B2 (ja) * 1991-01-23 1998-01-14 日本電気株式会社 フッ素含有シリコン酸化膜の形成方法
EP0582724A1 (de) * 1992-08-04 1994-02-16 Siemens Aktiengesellschaft Verfahren zur lokal und global planarisierenden CVD-Abscheidung von SiO2-Schichten auf strukturierten Siliziumsubstraten
US6015759A (en) 1997-12-08 2000-01-18 Quester Technology, Inc. Surface modification of semiconductors using electromagnetic radiation

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IL64258A0 (en) * 1980-12-15 1982-02-28 Hughes Aircraft Co Method and apparatus for photochemical vapor deposition

Also Published As

Publication number Publication date
EP0171605A2 (de) 1986-02-19
EP0171605A3 (en) 1986-06-25
EP0171605B1 (de) 1990-02-14

Similar Documents

Publication Publication Date Title
DE3583183D1 (de) Verfahren zur herstellung eines halbleitersubstrates.
DE3786914D1 (de) Verfahren zum herstellen einer integrierten schaltungspackungsstruktur.
DE3686453D1 (de) Verfahren zum herstellen einer duennen halbleiterschicht.
DE3381509D1 (de) Verfahren zum herstellen von halbleiteranordnungen.
DE3483444D1 (de) Verfahren zur herstellung eines halbleiterbauelementes.
DE3780369D1 (de) Verfahren zum herstellen einer halbleiterstruktur.
DE3381156D1 (de) Verfahren zum herstellen eines kondensators auf einem substrat.
DE3483280D1 (de) Verfahren zum herstellen einer mehrschicht-halbleiteranordnung.
DE3485924D1 (de) Verfahren zur herstellung einer halbleiterlaservorrichtung.
DE3483579D1 (de) Verfahren zum herstellen einer leiterbahn.
DE3685970D1 (de) Verfahren zum herstellen eines halbleiterbauelements.
DE3586109D1 (de) Verfahren zum herstellen einer verbindungsstruktur von einer halbleiteranordnung.
DE3485880D1 (de) Verfahren zur herstellung von halbleiteranordnungen.
DE3785720D1 (de) Verfahren zum herstellen eines filmtraegers.
DE3587231D1 (de) Verfahren zum herstellen einer dmos-halbleiteranordnung.
DE3482352D1 (de) Verfahren zum herstellen eines dielektrischen substrats.
DE3684676D1 (de) Verfahren zum herstellen von halbleitersubstraten.
DE3587255D1 (de) Verfahren zur herstellung einer halbleiteranordnung mit einer wanne, z.b. einer komplementaeren halbleiteranordnung.
DE3781191D1 (de) Verfahren zur herstellung einer integrierten schaltungshalbleiteranordnung unter verwendung eines lithographieschrittes.
DE3587377D1 (de) Verfahren zur herstellung von halbleiteranordnungen unter verwendung von silizium-auf- isolator techniken.
DE68918306D1 (de) Verfahren zum Herstellen einer integrierten optoelektronischen Schaltung.
DE3889024D1 (de) Verfahren zum Herstellen einer supraleitenden Dünnschicht.
DE3177230D1 (de) Verfahren zum herstellen eines planar-phasenschiebers.
DE3574525D1 (de) Verfahren zum herstellen von kontakten auf einer halbleitervorrichtung.
DE3772036D1 (de) Verfahren zum herstellen einer amorphen aluminiumnitridschicht.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee