DE3511375A1 - Vorrichtung zur durchfuehrung gewuenschter logischer funktionen - Google Patents

Vorrichtung zur durchfuehrung gewuenschter logischer funktionen

Info

Publication number
DE3511375A1
DE3511375A1 DE19853511375 DE3511375A DE3511375A1 DE 3511375 A1 DE3511375 A1 DE 3511375A1 DE 19853511375 DE19853511375 DE 19853511375 DE 3511375 A DE3511375 A DE 3511375A DE 3511375 A1 DE3511375 A1 DE 3511375A1
Authority
DE
Germany
Prior art keywords
lines
logical
output
unit circuits
signal lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19853511375
Other languages
German (de)
English (en)
Other versions
DE3511375C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Masahiko Chigasaki Kanagawa Sumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of DE3511375A1 publication Critical patent/DE3511375A1/de
Application granted granted Critical
Publication of DE3511375C2 publication Critical patent/DE3511375C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17712—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays one of the matrices at least being reprogrammable
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
DE19853511375 1984-03-28 1985-03-28 Vorrichtung zur durchfuehrung gewuenschter logischer funktionen Granted DE3511375A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59059882A JPS60204118A (ja) 1984-03-28 1984-03-28 任意の論理関数を実現する方法及び装置

Publications (2)

Publication Number Publication Date
DE3511375A1 true DE3511375A1 (de) 1985-10-17
DE3511375C2 DE3511375C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-12-29

Family

ID=13125953

Family Applications (2)

Application Number Title Priority Date Filing Date
DE19853511375 Granted DE3511375A1 (de) 1984-03-28 1985-03-28 Vorrichtung zur durchfuehrung gewuenschter logischer funktionen
DE3546596A Expired - Lifetime DE3546596C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1984-03-28 1985-03-28

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE3546596A Expired - Lifetime DE3546596C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1984-03-28 1985-03-28

Country Status (3)

Country Link
US (1) US4710898A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS60204118A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (2) DE3511375A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2641391A1 (fr) * 1988-12-30 1990-07-06 Intel Corp Composant logique programmable effacable rapide
EP0613249A1 (en) * 1993-02-12 1994-08-31 Altera Corporation Custom look-up table with reduced number of architecture bits

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6374321A (ja) * 1986-09-18 1988-04-04 Toshiba Corp 書込み可能な論理集積回路
US5062080A (en) * 1987-08-03 1991-10-29 Motorola, Inc. Method and apparatus for enabling a memory
US5144582A (en) * 1990-03-30 1992-09-01 Sgs-Thomson Microelectronics, Inc. Sram based cell for programmable logic devices
JP2002024199A (ja) 1998-02-20 2002-01-25 Souwa Kenkyusho:Kk 二値システムの学習方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1219259B (de) * 1965-03-05 1966-06-16 Telefunken Patent Logisches Schaltnetz
US4313106A (en) * 1980-06-30 1982-01-26 Rca Corporation Electrically programmable logic array
US4336601A (en) 1978-07-04 1982-06-22 Mamoru Tanaka Rewritable programmable logic array

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3541543A (en) * 1966-07-25 1970-11-17 Texas Instruments Inc Binary decoder
EP0101884A3 (en) * 1982-07-21 1987-09-02 Hitachi, Ltd. Monolithic semiconductor memory

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1219259B (de) * 1965-03-05 1966-06-16 Telefunken Patent Logisches Schaltnetz
US4336601A (en) 1978-07-04 1982-06-22 Mamoru Tanaka Rewritable programmable logic array
US4313106A (en) * 1980-06-30 1982-01-26 Rca Corporation Electrically programmable logic array

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
H. Fleishcer, L.I. Maissel: An Introduction to Array Logic. In: IBM Journal of Research and Development, März 1975, S. 98-109
John A. Dempsey: Basic Digital Electronics with MSI Applications. Addison-Wesley Publishing Company, 1977, S. 304-308
T. Winlow: Reloadable Programmabe Logic Array: In: IBM Technical Disclosure Bulletin, Vol. 24, No. 5, October 1981, S. 2424, 2425

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2641391A1 (fr) * 1988-12-30 1990-07-06 Intel Corp Composant logique programmable effacable rapide
EP0613249A1 (en) * 1993-02-12 1994-08-31 Altera Corporation Custom look-up table with reduced number of architecture bits

Also Published As

Publication number Publication date
JPS60204118A (ja) 1985-10-15
US4710898A (en) 1987-12-01
DE3511375C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-12-29
DE3546596C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-07-25

Similar Documents

Publication Publication Date Title
EP0010173B1 (de) Halbleiterplättchen mit verbesserter Prüfbarkeit der monolithisch hochintegrierten Schaltungen
DE3689834T2 (de) Feldprogrammierbare logische Vorrichtung mit programmierbarer Rückführung zur Bestimmung der Anzahl logischer Pegel.
DE69126741T2 (de) Logisches Modul mit konfigurierbaren kombinatorischen und sequentiellen Blöcken
DE60128960T2 (de) Architektur für ziegelförmig aufbaubares nutzerprogrammierbares gatterfeld
DE69427758T2 (de) Feldprogrammierbare logische vorrichtung mit dynamischer verbindungsanordnung an einen dynamischen logischen kern
DE3788974T2 (de) Programmierbare Array-Logik-Zelle.
DE3650323T2 (de) VLSI-Chip und Verfahren zur Herstellung.
DE3789458T2 (de) Programmierbare logische Vorrichtung mit Programmierungsprüfungsmitteln und Methode dazu.
DE2822219A1 (de) Integrierte logikschaltung
DE19510902A1 (de) Emulation eines Mehrtor-Speichers unter Verwendung von Markierregistern
EP0073946A2 (de) Verfahren und Anordnung zur Funktionsprüfung einer programmierbaren Logikanordnung
DE4041426C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE68921550T2 (de) Verfahren und Gerät zur Bildung eines Pattern-Layouts einer integrierten Halbleiterschaltung.
DE69031832T2 (de) Programmierbare logische gatter
DE3871889T2 (de) Programmierbare eingangs-/ausgangsschaltung.
DE102019128723A1 (de) Puf-zellenanordnung, system und verfahren zur deren herstellung
DE102018108579A1 (de) Integrierte schaltung und verfahren zu deren herstellung
DE2659199A1 (de) Logische majoritaetsentscheidungsschaltung
DE4327660C2 (de) Vorrichtung zum Herstellen einer und Herstellungsverfahren für eine integrierte Halbleiterschaltungsvorrichtung und elektronische Schaltungsvorrichtung
DE3511375A1 (de) Vorrichtung zur durchfuehrung gewuenschter logischer funktionen
DE2926048A1 (de) Verschiebe-rechenwerk
DE3587944T2 (de) Konfigurierbare logische Matrix.
DE2304007A1 (de) Asynchron-schaltkreis
EP1723723B1 (de) Logik-grundzelle, logik-grundzellen-anordnung und logik-vorrichtung
DE3785762T2 (de) Mehrwertige Ale.

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8172 Supplementary division/partition in:

Ref country code: DE

Ref document number: 3546596

Format of ref document f/p: P

Q171 Divided out to:

Ref country code: DE

Ref document number: 3546596

AH Division in

Ref country code: DE

Ref document number: 3546596

Format of ref document f/p: P

D2 Grant after examination
8364 No opposition during term of opposition
AH Division in

Ref country code: DE

Ref document number: 3546596

Format of ref document f/p: P

8320 Willingness to grant licences declared (paragraph 23)