JPS60168238A
(ja)
*
|
1984-02-10 |
1985-08-31 |
Hitachi Ltd |
パイプラインデータ処理装置
|
JPH0630075B2
(ja)
*
|
1984-08-31 |
1994-04-20 |
株式会社日立製作所 |
キャッシュメモリを有するデータ処理装置
|
US4691277A
(en)
*
|
1984-10-24 |
1987-09-01 |
International Business Machines Corp. |
Small instruction cache using branch target table to effect instruction prefetch
|
FR2578069B1
(fr)
*
|
1985-02-23 |
1987-10-23 |
Nec Corp |
Dispositif de detection du renouvellement d'instructions pour systeme de traitement de l'information
|
JPS6341932A
(ja)
*
|
1985-08-22 |
1988-02-23 |
Nec Corp |
分岐命令処理装置
|
US4755935A
(en)
*
|
1986-01-27 |
1988-07-05 |
Schlumberger Technology Corporation |
Prefetch memory system having next-instruction buffer which stores target tracks of jumps prior to CPU access of instruction
|
JPS6393041A
(ja)
*
|
1986-10-07 |
1988-04-23 |
Mitsubishi Electric Corp |
計算機
|
US4933837A
(en)
*
|
1986-12-01 |
1990-06-12 |
Advanced Micro Devices, Inc. |
Methods and apparatus for optimizing instruction processing in computer systems employing a combination of instruction cache and high speed consecutive transfer memories
|
DE3856067T2
(de)
*
|
1987-07-06 |
1998-06-10 |
Hitachi Ltd |
Datenprozessor mit einer Unterbrechungsfunktion
|
JP2690921B2
(ja)
*
|
1987-12-25 |
1997-12-17 |
株式会社日立製作所 |
情報処理装置
|
DE3802025C1
(de)
*
|
1988-01-25 |
1989-07-20 |
Otto 7750 Konstanz De Mueller |
|
GB8823980D0
(en)
*
|
1988-10-13 |
1988-11-23 |
Glaxo Group Ltd |
Chemical compounds
|
US5113515A
(en)
*
|
1989-02-03 |
1992-05-12 |
Digital Equipment Corporation |
Virtual instruction cache system using length responsive decoded instruction shifting and merging with prefetch buffer outputs to fill instruction buffer
|
US5440749A
(en)
*
|
1989-08-03 |
1995-08-08 |
Nanotronics Corporation |
High performance, low cost microprocessor architecture
|
WO1991011765A1
(en)
*
|
1990-01-29 |
1991-08-08 |
Teraplex, Inc. |
Architecture for minimal instruction set computing system
|
US5257360A
(en)
*
|
1990-03-23 |
1993-10-26 |
Advanced Micro Devices,Inc. |
Re-configurable block length cache
|
EP0449369B1
(de)
*
|
1990-03-27 |
1998-07-29 |
Koninklijke Philips Electronics N.V. |
Datenverarbeitungssystem mit einem leistungsverbessernden Befehlscachespeicher
|
EP0457403B1
(de)
*
|
1990-05-18 |
1998-01-21 |
Koninklijke Philips Electronics N.V. |
Mehrstufiger Befehlscachespeicher und Verwendungsverfahren dafür
|
US5226138A
(en)
*
|
1990-11-27 |
1993-07-06 |
Sun Microsystems, Inc. |
Method for selectively transferring data instructions to a cache memory
|
US5285527A
(en)
*
|
1991-12-11 |
1994-02-08 |
Northern Telecom Limited |
Predictive historical cache memory
|
JPH07160585A
(ja)
*
|
1993-12-13 |
1995-06-23 |
Hitachi Ltd |
低電力データ処理装置
|
US5524223A
(en)
*
|
1994-01-31 |
1996-06-04 |
Motorola, Inc. |
Instruction accelerator for processing loop instructions with address generator using multiple stored increment values
|
KR100206887B1
(ko)
*
|
1995-12-31 |
1999-07-01 |
구본준 |
프로그램 오동작 방지를 위한 씨피유
|
DE69718278T2
(de)
*
|
1996-10-31 |
2003-08-21 |
Texas Instruments Inc |
Methode und System zur Einzel-Zyklus-Ausführung aufeinanderfolgender Iterationen einer Befehlsschleife
|
US6505295B1
(en)
*
|
1997-02-17 |
2003-01-07 |
Hitachi, Ltd. |
Data processor
|
US6085315A
(en)
*
|
1997-09-12 |
2000-07-04 |
Siemens Aktiengesellschaft |
Data processing device with loop pipeline
|
US6125440A
(en)
*
|
1998-05-21 |
2000-09-26 |
Tellabs Operations, Inc. |
Storing executing instruction sequence for re-execution upon backward branch to reduce power consuming memory fetch
|
US6321312B1
(en)
|
1998-07-01 |
2001-11-20 |
International Business Machines Corporation |
System and method for controlling peripheral device memory access in a data processing system
|
DE50004566D1
(de)
*
|
1999-03-17 |
2004-01-08 |
Infineon Technologies Ag |
Cachen kurzer programmschleifen innerhalb eines instruktions-fifos
|
US6963965B1
(en)
|
1999-11-30 |
2005-11-08 |
Texas Instruments Incorporated |
Instruction-programmable processor with instruction loop cache
|
US7302557B1
(en)
*
|
1999-12-27 |
2007-11-27 |
Impact Technologies, Inc. |
Method and apparatus for modulo scheduled loop execution in a processor architecture
|
US6732203B2
(en)
*
|
2000-01-31 |
2004-05-04 |
Intel Corporation |
Selectively multiplexing memory coupling global bus data bits to narrower functional unit coupling local bus
|
JP2002073330A
(ja)
*
|
2000-08-28 |
2002-03-12 |
Mitsubishi Electric Corp |
データ処理装置
|
GB0029796D0
(en)
*
|
2000-12-07 |
2001-01-17 |
Smart Card Solutions Ltd |
Method of developing a software program for a target platform
|
US20040078608A1
(en)
*
|
2001-04-02 |
2004-04-22 |
Ruban Kanapathippillai |
Method and apparatus for power reduction in a digital signal processor integrated circuit
|
US6601160B2
(en)
|
2001-06-01 |
2003-07-29 |
Microchip Technology Incorporated |
Dynamically reconfigurable data space
|
US6728856B2
(en)
|
2001-06-01 |
2004-04-27 |
Microchip Technology Incorporated |
Modified Harvard architecture processor having program memory space mapped to data memory space
|
US6604169B2
(en)
|
2001-06-01 |
2003-08-05 |
Microchip Technology Incorporated |
Modulo addressing based on absolute offset
|
US20020184566A1
(en)
|
2001-06-01 |
2002-12-05 |
Michael Catherwood |
Register pointer trap
|
US6985986B2
(en)
|
2001-06-01 |
2006-01-10 |
Microchip Technology Incorporated |
Variable cycle interrupt disabling
|
US6976158B2
(en)
|
2001-06-01 |
2005-12-13 |
Microchip Technology Incorporated |
Repeat instruction with interrupt
|
US7003543B2
(en)
|
2001-06-01 |
2006-02-21 |
Microchip Technology Incorporated |
Sticky z bit
|
US7007172B2
(en)
|
2001-06-01 |
2006-02-28 |
Microchip Technology Incorporated |
Modified Harvard architecture processor having data memory space mapped to program memory space with erroneous execution protection
|
US6975679B2
(en)
|
2001-06-01 |
2005-12-13 |
Microchip Technology Incorporated |
Configuration fuses for setting PWM options
|
US7467178B2
(en)
|
2001-06-01 |
2008-12-16 |
Microchip Technology Incorporated |
Dual mode arithmetic saturation processing
|
US6934728B2
(en)
|
2001-06-01 |
2005-08-23 |
Microchip Technology Incorporated |
Euclidean distance instructions
|
US6552625B2
(en)
|
2001-06-01 |
2003-04-22 |
Microchip Technology Inc. |
Processor with pulse width modulation generator with fault input prioritization
|
US6952711B2
(en)
|
2001-06-01 |
2005-10-04 |
Microchip Technology Incorporated |
Maximally negative signed fractional number multiplication
|
US6937084B2
(en)
|
2001-06-01 |
2005-08-30 |
Microchip Technology Incorporated |
Processor with dual-deadtime pulse width modulation generator
|
US7020788B2
(en)
|
2001-06-01 |
2006-03-28 |
Microchip Technology Incorporated |
Reduced power option
|
US6552567B1
(en)
|
2001-09-28 |
2003-04-22 |
Microchip Technology Incorporated |
Functional pathway configuration at a system/IC interface
|
US7493607B2
(en)
|
2002-07-09 |
2009-02-17 |
Bluerisc Inc. |
Statically speculative compilation and execution
|
US20050114850A1
(en)
|
2003-10-29 |
2005-05-26 |
Saurabh Chheda |
Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control
|
US7996671B2
(en)
|
2003-11-17 |
2011-08-09 |
Bluerisc Inc. |
Security of program executables and microprocessors based on compiler-architecture interaction
|
EP1531395A1
(de)
*
|
2003-11-17 |
2005-05-18 |
Infineon Technologies AG |
Verfahren zum Ermitteln von Informationen über Prozesse bei der Ausführung eines Programms in einer programmgesteuerten Einheit
|
US8607209B2
(en)
|
2004-02-04 |
2013-12-10 |
Bluerisc Inc. |
Energy-focused compiler-assisted branch prediction
|
EP1826667A4
(de)
*
|
2004-11-25 |
2008-07-23 |
Matsushita Electric Ind Co Ltd |
Befehlszuführungseinrichtung
|
JP2006309337A
(ja)
*
|
2005-04-26 |
2006-11-09 |
Toshiba Corp |
プロセッサ及びプロセッサの命令バッファ動作方法
|
US20080126766A1
(en)
|
2006-11-03 |
2008-05-29 |
Saurabh Chheda |
Securing microprocessors against information leakage and physical tampering
|
US20090055589A1
(en)
*
|
2007-08-24 |
2009-02-26 |
Arm Limited |
Cache memory system for a data processing apparatus
|
US20140215185A1
(en)
*
|
2013-01-29 |
2014-07-31 |
Atmel Norway |
Fetching instructions of a loop routine
|
JP6155723B2
(ja)
*
|
2013-03-18 |
2017-07-05 |
富士通株式会社 |
レーダ装置及びプログラム
|