DE3484286D1 - Verzeichnisspeicher. - Google Patents
Verzeichnisspeicher.Info
- Publication number
- DE3484286D1 DE3484286D1 DE8484106536T DE3484286T DE3484286D1 DE 3484286 D1 DE3484286 D1 DE 3484286D1 DE 8484106536 T DE8484106536 T DE 8484106536T DE 3484286 T DE3484286 T DE 3484286T DE 3484286 D1 DE3484286 D1 DE 3484286D1
- Authority
- DE
- Germany
- Prior art keywords
- directory storage
- directory
- storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
- G06F16/90—Details of database functions independent of the retrieved data types
- G06F16/901—Indexing; Data structures therefor; Storage structures
- G06F16/9017—Indexing; Data structures therefor; Storage structures using directory or table look-up
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/02—Comparing digital values
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Databases & Information Systems (AREA)
- Computational Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Software Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/509,674 US4616341A (en) | 1983-06-30 | 1983-06-30 | Directory memory system having simultaneous write and comparison data bypass capabilities |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3484286D1 true DE3484286D1 (de) | 1991-04-25 |
Family
ID=24027632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8484106536T Expired - Fee Related DE3484286D1 (de) | 1983-06-30 | 1984-06-08 | Verzeichnisspeicher. |
Country Status (4)
Country | Link |
---|---|
US (1) | US4616341A (de) |
EP (1) | EP0130414B1 (de) |
JP (1) | JPS6010364A (de) |
DE (1) | DE3484286D1 (de) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4737933A (en) * | 1983-02-22 | 1988-04-12 | Storage Technology Partners | CMOS multiport general purpose register |
BR8406089A (pt) * | 1983-11-30 | 1985-09-24 | Fujitsu Ltd | Processo para controlar memoria intermediaria em aparelho de processamento de dados |
US4663742A (en) * | 1984-10-30 | 1987-05-05 | International Business Machines Corporation | Directory memory system having simultaneous write, compare and bypass capabilites |
US4766572A (en) * | 1984-12-27 | 1988-08-23 | Nec Corporation | Semiconductor memory having a bypassable data output latch |
JPS6221357A (ja) * | 1985-07-22 | 1987-01-29 | Toshiba Corp | メモリシステム |
US4998221A (en) * | 1989-10-31 | 1991-03-05 | International Business Machines Corporation | Memory by-pass for write through read operations |
EP0446847B1 (de) * | 1990-03-12 | 1998-06-17 | Nec Corporation | Halbleiterspeicheranordnung mit einem verbesserten Schreibmodus |
US5592425A (en) * | 1995-12-20 | 1997-01-07 | Intel Corporation | Method and apparatus for testing a memory where data is passed through the memory for comparison with data read from the memory |
US6377492B1 (en) * | 2001-03-19 | 2002-04-23 | Etron Technologies, Inc. | Memory architecture for read and write at the same time using a conventional cell |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3471838A (en) * | 1965-06-21 | 1969-10-07 | Magnavox Co | Simultaneous read and write memory configuration |
JPS5020621A (de) * | 1973-06-22 | 1975-03-05 | ||
US4020470A (en) * | 1975-06-06 | 1977-04-26 | Ibm Corporation | Simultaneous addressing of different locations in a storage unit |
JPS5245232A (en) * | 1975-10-08 | 1977-04-09 | Hitachi Ltd | Micro program modification circuit |
US4104719A (en) * | 1976-05-20 | 1978-08-01 | The United States Of America As Represented By The Secretary Of The Navy | Multi-access memory module for data processing systems |
US4120048A (en) * | 1977-12-27 | 1978-10-10 | Rockwell International Corporation | Memory with simultaneous sequential and random address modes |
US4171538A (en) * | 1978-01-23 | 1979-10-16 | Rockwell International Corporation | Elastic store slip circuit apparatus for preventing read and write operations interference |
JPS54128634A (en) * | 1978-03-30 | 1979-10-05 | Toshiba Corp | Cash memory control system |
JPS5676865A (en) * | 1979-11-27 | 1981-06-24 | Yokogawa Hokushin Electric Corp | Microprocessor system |
JPS56127261A (en) * | 1980-03-12 | 1981-10-05 | Hitachi Ltd | Multiprocessor system |
US4424561A (en) * | 1980-12-31 | 1984-01-03 | Honeywell Information Systems Inc. | Odd/even bank structure for a cache memory |
-
1983
- 1983-06-30 US US06/509,674 patent/US4616341A/en not_active Expired - Lifetime
-
1984
- 1984-02-16 JP JP59026234A patent/JPS6010364A/ja active Granted
- 1984-06-08 EP EP84106536A patent/EP0130414B1/de not_active Expired - Lifetime
- 1984-06-08 DE DE8484106536T patent/DE3484286D1/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0130414A2 (de) | 1985-01-09 |
JPH0366696B2 (de) | 1991-10-18 |
JPS6010364A (ja) | 1985-01-19 |
EP0130414B1 (de) | 1991-03-20 |
EP0130414A3 (en) | 1989-03-08 |
US4616341A (en) | 1986-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3582141D1 (de) | Speicheranordnung. | |
DE3486405T2 (de) | Optisches Speicherelement. | |
DE3481878D1 (de) | Magnetooptisches speicherelement. | |
FI841949A (fi) | Foerbaettrad fast tandrot. | |
DE3381857D1 (de) | Speichersystem. | |
DE3887324T2 (de) | Speicheranordnung. | |
DE3485562D1 (de) | Speicher-subsystem. | |
DE3480916D1 (de) | Lagereinrichtung. | |
DE3280043D1 (de) | Speicheranordnung. | |
DE3482724D1 (de) | Festwertspeicher. | |
IT8421701A0 (it) | Impianto di immagazzinamento. | |
DE3851241D1 (de) | Speicheranordnung. | |
DK240385D0 (da) | Programlagerstyret telekommunikationsanlaeg | |
FI845140A0 (fi) | Substituerade imidazoler. | |
NL189430C (nl) | Opbergdoos. | |
DE3484286D1 (de) | Verzeichnisspeicher. | |
DE3582155D1 (de) | Supraleitende speicheranordnung. | |
DE3576554D1 (de) | Lagervorrichtung. | |
DE3583545D1 (de) | Klappanker-lagerung. | |
DE3782108D1 (de) | Festwertspeicher. | |
DE3486261T2 (de) | Speichermatrix. | |
ES265912Y (es) | Almanaque de sobremesa. | |
FI831096L (fi) | Biologiskt loesligt okulaert fast aemne. | |
DE3851601D1 (de) | Speicheranordnung. | |
DE3874923D1 (de) | Speichereinheit. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |