DE3406958C2 - - Google Patents
Info
- Publication number
- DE3406958C2 DE3406958C2 DE19843406958 DE3406958A DE3406958C2 DE 3406958 C2 DE3406958 C2 DE 3406958C2 DE 19843406958 DE19843406958 DE 19843406958 DE 3406958 A DE3406958 A DE 3406958A DE 3406958 C2 DE3406958 C2 DE 3406958C2
- Authority
- DE
- Germany
- Prior art keywords
- logic
- current
- circuit
- transistor
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
- H03K19/01806—Interface arrangements
- H03K19/01818—Interface arrangements for integrated injection logic (I2L)
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19843406958 DE3406958A1 (de) | 1984-02-25 | 1984-02-25 | Integrierte schaltungsanordnung |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19843406958 DE3406958A1 (de) | 1984-02-25 | 1984-02-25 | Integrierte schaltungsanordnung |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3406958A1 DE3406958A1 (de) | 1985-09-12 |
DE3406958C2 true DE3406958C2 (enrdf_load_stackoverflow) | 1991-02-28 |
Family
ID=6228874
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19843406958 Granted DE3406958A1 (de) | 1984-02-25 | 1984-02-25 | Integrierte schaltungsanordnung |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE3406958A1 (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0972207B1 (en) | 1998-02-05 | 2009-08-26 | Nxp B.V. | Connection test method |
-
1984
- 1984-02-25 DE DE19843406958 patent/DE3406958A1/de active Granted
Also Published As
Publication number | Publication date |
---|---|
DE3406958A1 (de) | 1985-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0096944B1 (de) | Schaltungsanordnung mit mehreren, durch aktive Schaltungen gebildeten Signalpfaden | |
DE3888863T2 (de) | BIFET-Logik-Schaltung. | |
DE1762172C3 (de) | Verknüpfungsschaltung mit Stromübernahmeschaltern | |
DE2837855C2 (de) | Impulswandler zur Taktversorgung von digitalen Halbleiterschaltungen | |
DE2941870C2 (de) | Logikschaltung mit einem Strommodlogikkreis | |
DE68925856T2 (de) | Logische Bicmos-Schaltung | |
DE3505308C2 (enrdf_load_stackoverflow) | ||
DE69025278T2 (de) | Stromdetektionsschaltung für MOS-Leistungstransistor | |
DE1814213C3 (de) | J-K-Master-Slave-Flipflop | |
DE3406958C2 (enrdf_load_stackoverflow) | ||
DE3037319A1 (de) | Steuerschaltung fuer einen bewegungslosen transistorschalter fuer gleichstromlasten mit hohem einschaltstrom | |
DE2200580A1 (de) | Vergleichsverstaerker mit Einzelzufuehrung | |
DE1291784B (de) | Schaltung zur Durchfuehrung logischer Funktionen zur Erzielung hoher Schaltgeschwindigkeiten und einer geringen Verlustleistung | |
DE2750432C2 (de) | I↑2↑L-Logik-Schaltungsanordnung | |
DE1135038B (de) | Bistabile Kippanordnung mit Tunneldioden und Schalttransistoren | |
DE2405916A1 (de) | Bistabile multivibratorschaltung | |
DE2635800C2 (de) | Monolithisch integrierte Schottky-I↑2↑L-Gatterschaltung | |
DE2805217C3 (de) | Monolithisch integrierte I2 L-Schaltung fur ein Zweiphasen-Schieberegister | |
DE2535661A1 (de) | Logischer schaltkreis | |
DE2626928C2 (de) | Logisch gesteuerte Verriegelungsschaltung | |
DE2703903C2 (de) | Master-Slave-Flipflopschaltung | |
DE2919163C2 (de) | Integrierte Frequenzteilerschaltung | |
DE3042058C2 (de) | Integrierte Frequenzteilerschaltung | |
DE69022001T2 (de) | ECL-Logikschaltung mit Diodenlast. | |
DE2002578A1 (de) | Multistabile Schaltung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OM8 | Search report available as to paragraph 43 lit. 1 sentence 1 patent law | ||
OP8 | Request for examination as to paragraph 44 patent law | ||
8120 | Willingness to grant licenses paragraph 23 | ||
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: TEMIC TELEFUNKEN MICROELECTRONIC GMBH, 74072 HEILB |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: TEMIC SEMICONDUCTOR GMBH, 74072 HEILBRONN, DE |
|
8339 | Ceased/non-payment of the annual fee |