DE3374256D1 - Shift register arrangement and data transmission system comprising such an arrangement - Google Patents
Shift register arrangement and data transmission system comprising such an arrangementInfo
- Publication number
- DE3374256D1 DE3374256D1 DE8383430026T DE3374256T DE3374256D1 DE 3374256 D1 DE3374256 D1 DE 3374256D1 DE 8383430026 T DE8383430026 T DE 8383430026T DE 3374256 T DE3374256 T DE 3374256T DE 3374256 D1 DE3374256 D1 DE 3374256D1
- Authority
- DE
- Germany
- Prior art keywords
- arrangement
- data transmission
- shift register
- transmission system
- rows
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1682—Allocation of channels according to the instantaneous demands of the users, e.g. concentrated multiplexers, statistical multiplexers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/80—Camera processing pipelines; Components thereof
- H04N23/81—Camera processing pipelines; Components thereof for suppressing or minimising disturbance in the image signal generation
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Multimedia (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Time-Division Multiplex Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP83430026A EP0132481B1 (fr) | 1983-07-28 | 1983-07-28 | Dispositif tampon et système de transmission de données comportant ledit dispositif |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE3374256D1 true DE3374256D1 (en) | 1987-12-03 |
Family
ID=8191504
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE8383430026T Expired DE3374256D1 (en) | 1983-07-28 | 1983-07-28 | Shift register arrangement and data transmission system comprising such an arrangement |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0132481B1 (enExample) |
| JP (1) | JPS6043949A (enExample) |
| DE (1) | DE3374256D1 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3820393A1 (de) * | 1988-01-18 | 1989-07-27 | Stabifix Brauerei Technik Gmbh | Verfahren zur verkleinerung der poren eines filtermediums fuer getraenke |
| US5127002A (en) * | 1991-07-17 | 1992-06-30 | Motorola, Inc. | Time slot assigner for use in a serial communication system |
| EP1182543B1 (en) * | 2000-08-17 | 2005-08-24 | Texas Instruments Incorporated | Maintaining remote queue using two counters in transfer controller with hub and ports |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2517565C3 (de) * | 1975-04-21 | 1978-10-26 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Schaltungsanordnung für ein Datenverarbeitungssystem |
| DE2555864C2 (de) * | 1975-12-11 | 1982-08-19 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zur Zeitmultiplex-Übertragung von Daten |
| US4056851A (en) * | 1976-09-20 | 1977-11-01 | Rca Corporation | Elastic buffer for serial data |
| AT352449B (de) * | 1977-01-21 | 1979-09-25 | Schrack Elektrizitaets Ag E | Einrichtung zur zeitlichen pufferung seriell einlangender bitfolgen in einem oder mehreren silospeichern |
| FR2496314A1 (fr) * | 1980-12-12 | 1982-06-18 | Texas Instruments France | Procede et dispositif pour permettre l'echange d'information entre des systemes de traitement d'information a vitesses de traitement differentes |
| EP0064120B1 (fr) * | 1981-04-30 | 1987-08-26 | International Business Machines Corporation | Procédé de détermination de la configuration des canaux actifs dans un système de communication multiplex et dispositif de mise en oeuvre dudit procédé |
-
1983
- 1983-07-28 DE DE8383430026T patent/DE3374256D1/de not_active Expired
- 1983-07-28 EP EP83430026A patent/EP0132481B1/fr not_active Expired
-
1984
- 1984-06-27 JP JP59131237A patent/JPS6043949A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6043949A (ja) | 1985-03-08 |
| JPH0431216B2 (enExample) | 1992-05-25 |
| EP0132481B1 (fr) | 1987-10-28 |
| EP0132481A1 (fr) | 1985-02-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0211565A3 (en) | Random access memories | |
| GB1428505A (en) | Permutation network | |
| GB1478685A (en) | Programmable signal distribution systems | |
| GB2110507A (en) | Time division switching matrix | |
| KR840001731A (ko) | 순차적인 워어드가 정열된 어드레스 지정장치 | |
| GB1522324A (en) | Data processing | |
| US4207435A (en) | Channel translators for use in time division digital exchangers | |
| KR840005958A (ko) | 디지탈 전송시스템의 정열기 | |
| US4713804A (en) | Method and device for converting digital channel multiframes into packet multiframes | |
| JPS5730108A (en) | Digital signal processing circuit | |
| GB1168086A (en) | Time Divisional Accumulation and Distribution System for Digital Information | |
| DE3374256D1 (en) | Shift register arrangement and data transmission system comprising such an arrangement | |
| EP0122016A3 (en) | New and improved shifter circuit | |
| GB1360859A (en) | Data communications systems | |
| ES8303863A1 (es) | "perfeccionamientos introducidos en una disposicion de tratamiento de senales digitales". | |
| CA1127766A (en) | Time division switching circuit with time slot interchange | |
| JPS5532270A (en) | Read control circuit for memory unit | |
| GB1378144A (en) | Data processing arrangements | |
| CA1191211A (en) | Electronic time switch | |
| US5055717A (en) | Data selector circuit and method of selecting format of data output from plural registers | |
| US4218588A (en) | Digital signal switching system | |
| JPS5776633A (en) | Signal processor | |
| SU1642526A1 (ru) | Устройство дл сдвига и преобразовани информации | |
| KR950003393B1 (ko) | 티유(tu) 단위 스위칭을 위한 티디엠(tdm) 버스형 시분할 스위치 | |
| SU959061A1 (ru) | Устройство дл сопр жени релейных абонентов с вычислительной машиной |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |