DE3238826A1 - Steuereinheit fuer die eingabe/ausgabe-interface-schaltungen eines rechners - Google Patents

Steuereinheit fuer die eingabe/ausgabe-interface-schaltungen eines rechners

Info

Publication number
DE3238826A1
DE3238826A1 DE19823238826 DE3238826A DE3238826A1 DE 3238826 A1 DE3238826 A1 DE 3238826A1 DE 19823238826 DE19823238826 DE 19823238826 DE 3238826 A DE3238826 A DE 3238826A DE 3238826 A1 DE3238826 A1 DE 3238826A1
Authority
DE
Germany
Prior art keywords
scanner
cpu
interface
control unit
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19823238826
Other languages
German (de)
English (en)
Other versions
DE3238826C2 (enrdf_load_stackoverflow
Inventor
Giorgio Bareggio Campanini
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Italtel SpA
Original Assignee
Italtel SpA
Italtel Societa Italiana Telecomunicazioni SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Italtel SpA, Italtel Societa Italiana Telecomunicazioni SpA filed Critical Italtel SpA
Publication of DE3238826A1 publication Critical patent/DE3238826A1/de
Application granted granted Critical
Publication of DE3238826C2 publication Critical patent/DE3238826C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G06F13/34—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE19823238826 1981-10-20 1982-10-20 Steuereinheit fuer die eingabe/ausgabe-interface-schaltungen eines rechners Granted DE3238826A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT24565/81A IT1140233B (it) 1981-10-20 1981-10-20 Unita' di controllo dei circuiti di interfaccia di ingresso-uscita di un elaboratore elettronico

Publications (2)

Publication Number Publication Date
DE3238826A1 true DE3238826A1 (de) 1983-05-05
DE3238826C2 DE3238826C2 (enrdf_load_stackoverflow) 1991-01-03

Family

ID=11213997

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19823238826 Granted DE3238826A1 (de) 1981-10-20 1982-10-20 Steuereinheit fuer die eingabe/ausgabe-interface-schaltungen eines rechners

Country Status (3)

Country Link
US (1) US4791553A (enrdf_load_stackoverflow)
DE (1) DE3238826A1 (enrdf_load_stackoverflow)
IT (1) IT1140233B (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0509746A3 (en) * 1991-04-15 1993-02-10 Nec Corporation Interruption circuit for use with a central processing unit

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE1001383A7 (fr) * 1987-12-07 1989-10-17 Electronique Et Telecomm Bell Dispositif a acces multiples.
US5218703A (en) * 1988-07-07 1993-06-08 Siemens Aktiengesellschaft Circuit configuration and method for priority selection of interrupts for a microprocessor
US5202964A (en) * 1990-10-26 1993-04-13 Rolm Systems Interface controller including messaging scanner accessing state action table
US5548762A (en) * 1992-01-30 1996-08-20 Digital Equipment Corporation Implementation efficient interrupt select mechanism
JP3190748B2 (ja) * 1992-11-19 2001-07-23 エヌイーシーマイクロシステム株式会社 Ｒａｍスキャン装置
US5987537A (en) * 1997-04-30 1999-11-16 Compaq Computer Corporation Function selector with external hard wired button array on computer chassis that generates interrupt to system processor
JP3276307B2 (ja) * 1997-06-11 2002-04-22 矢崎総業株式会社 送信権の管理方法及び通信システム
DE19731634A1 (de) * 1997-07-23 1999-01-28 Nokia Telecommunications Oy Vorrichtung und Verfahren zum Auffinden einer einer Quelle zugeordneten Unterbrechungsanforderung
JP4803893B2 (ja) * 2001-03-30 2011-10-26 富士通テン株式会社 計測制御装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3831151A (en) * 1973-04-04 1974-08-20 Gte Automatic Electric Lab Inc Sense line processor with priority interrupt arrangement for data processing systems
DE2428013A1 (de) * 1973-06-12 1975-01-09 Olivetti & Co Spa Mehrfachsteuergeraet
US4034349A (en) * 1976-01-29 1977-07-05 Sperry Rand Corporation Apparatus for processing interrupts in microprocessing systems
US4056847A (en) * 1976-08-04 1977-11-01 Rca Corporation Priority vector interrupt system
US4177515A (en) * 1977-12-23 1979-12-04 Ncr Corporation Interrupt adapter for data processing systems

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3432813A (en) * 1966-04-19 1969-03-11 Ibm Apparatus for control of a plurality of peripheral devices
US3434111A (en) * 1966-06-29 1969-03-18 Electronic Associates Program interrupt system
US3665415A (en) * 1970-04-29 1972-05-23 Honeywell Inf Systems Data processing system with program interrupt priority apparatus utilizing working store for multiplexing interrupt requests
US3848233A (en) * 1971-11-01 1974-11-12 Bunker Ramo Method and apparatus for interfacing with a central processing unit
IT998437B (it) * 1973-08-22 1976-01-20 Honeywell Inf Systems Sistema di accesso a scansione ciclica variabile delle richieste di interruzione
IT1002275B (it) * 1973-12-27 1976-05-20 Honeywell Inf Systems Sistema di elaborazione dati a piu canali di ingresso uscita a risorse orientate per livelli di servizio distinti e interrompi bili
US4159518A (en) * 1977-07-05 1979-06-26 International Business Machines Corporation Auto-selection priority circuits for plural channel adapters
US4315314A (en) * 1977-12-30 1982-02-09 Rca Corporation Priority vectored interrupt having means to supply branch address directly
US4261034A (en) * 1979-07-02 1981-04-07 Computer Automation, Inc. Remote distributed interrupt control for computer peripherals
US4470111A (en) * 1979-10-01 1984-09-04 Ncr Corporation Priority interrupt controller
FR2482331B1 (fr) * 1980-05-06 1986-03-21 Thomson Csf Mat Tel Procede d'arbitration centralisee, et arbitreur centralise pour systeme multiprocesseur

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3831151A (en) * 1973-04-04 1974-08-20 Gte Automatic Electric Lab Inc Sense line processor with priority interrupt arrangement for data processing systems
DE2428013A1 (de) * 1973-06-12 1975-01-09 Olivetti & Co Spa Mehrfachsteuergeraet
US4034349A (en) * 1976-01-29 1977-07-05 Sperry Rand Corporation Apparatus for processing interrupts in microprocessing systems
US4056847A (en) * 1976-08-04 1977-11-01 Rca Corporation Priority vector interrupt system
US4177515A (en) * 1977-12-23 1979-12-04 Ncr Corporation Interrupt adapter for data processing systems

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
DE-Z: Elektronik 1979, H.10, S.73-80 *
US-Z: IBM Technical Disclosure Bulletin, August 1973, S.874-876 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0509746A3 (en) * 1991-04-15 1993-02-10 Nec Corporation Interruption circuit for use with a central processing unit
US5355499A (en) * 1991-04-15 1994-10-11 Nec Corporation Interruption circuit operable at a high speed

Also Published As

Publication number Publication date
US4791553A (en) 1988-12-13
IT8124565A0 (it) 1981-10-20
IT1140233B (it) 1986-09-24
DE3238826C2 (enrdf_load_stackoverflow) 1991-01-03

Similar Documents

Publication Publication Date Title
DE69123663T2 (de) Kanäle in einem Rechnerein-Ausgabesystem
DE3111447C2 (enrdf_load_stackoverflow)
DE69613056T2 (de) Schnittstelleneinrichtung zwischen einem Rechner redundanter Architektur und einem Kommunikationsmittel
DE2758152A1 (de) Speicherschutzanordnung
DE3301628A1 (de) Schaltungsanordnung fuer den datenaustausch zwischen zwei rechnern
DE2646163B2 (de) Schaltungsanordnung zum Ersetzen fehlerhafter Informationen in Speicherplätzen eines nicht veränderbaren Speichers
DE2722124A1 (de) Anordnung zum feststellen des prioritaetsranges in einem dv-system
DE3111555C2 (de) Verfahren und Vorrichtung zur Informationsspeicherung unter Anwendung früherer Aufzeichnung
DE2225841B2 (de) Verfahren und Anordnung zur systematischen Fehlerprüfung eines monolithischen Halbleiterspeichers
DE3247801C2 (enrdf_load_stackoverflow)
DE3238826A1 (de) Steuereinheit fuer die eingabe/ausgabe-interface-schaltungen eines rechners
DE69927571T2 (de) Datenprozessor und Verfahren zum Verarbeiten von Daten
DE69610874T2 (de) Vorrichtung zur Datenübertragung zwischen einer Mehrzahl von Funktionsmodulen in einer lokalen Buseinheit und einem externen ARINC-629-Bus
EP0062141A1 (de) Schaltungsanordnung zur Eingabe von Steuerbefehlen in ein Mikrocomputersystem
DE2325137C3 (de) Speichereinrichtung mit Bereitschaftsspeicherelementen
DE102004046618A1 (de) Schaltungsanordnung zum Analog/Digital-Wandeln
EP0182134B1 (de) Verfahren zum Betrieb eines signaltechnisch sicheren Mehrrechnersystems mit mehreren signaltechnisch nicht sicheren Ein/Ausgabebaugruppen
DE2034423C3 (de) Verfahren zur Fehlersuche in einem programmgesteuerten Vermittlungssystem
DE69800095T2 (de) Schnelles Semaphoreregister mit einer sicheren Arbeitsweise ohne spezifisches Busprotokoll
DE10307027A1 (de) Verfahren und Testeinrichtung zum Ermitteln einer Reparaturlösung für einen Speicherbaustein
DE1966991A1 (de) Ausfallgesicherte datenverarbeitungsanlage
DE2714314C2 (de) Datenverarbeitende Vorrichtung mit einem Datenspeicher
DE4107007A1 (de) Elektronisches geraet
DE69021596T2 (de) Annullierungssystem für Anforderungen.
DE3400311C1 (de) Datenverarbeitungseinrichtung mit einem Prozessor

Legal Events

Date Code Title Description
OR8 Request for search as to paragraph 43 lit. 1 sentence 1 patent law
8105 Search report available
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G06F 13/34

D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee