DE2611158C2 - Verfahren zum Verformen eines einkristallinen Siliciumkörpers - Google Patents

Verfahren zum Verformen eines einkristallinen Siliciumkörpers

Info

Publication number
DE2611158C2
DE2611158C2 DE2611158A DE2611158A DE2611158C2 DE 2611158 C2 DE2611158 C2 DE 2611158C2 DE 2611158 A DE2611158 A DE 2611158A DE 2611158 A DE2611158 A DE 2611158A DE 2611158 C2 DE2611158 C2 DE 2611158C2
Authority
DE
Germany
Prior art keywords
openings
semiconductor body
semiconductor
silicon body
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2611158A
Other languages
German (de)
English (en)
Other versions
DE2611158A1 (de
Inventor
Shakir Ahmed Wappingers Falls N.Y. Abbas
Robert Charles Highland N.Y. Dockerty
Michael Robert Newburgh N.Y. Poponiak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2611158A1 publication Critical patent/DE2611158A1/de
Application granted granted Critical
Publication of DE2611158C2 publication Critical patent/DE2611158C2/de
Expired legal-status Critical Current

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00023—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems without movable or flexible elements
    • B81C1/00087—Holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3063—Electrolytic etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00—Manufacture or treatment of microstructural devices or systems
    • B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0111—Bulk micromachining
    • B81C2201/0115—Porous silicon
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/914—Doping
    • Y10S438/924—To facilitate selective etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/96—Porous semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Weting (AREA)
DE2611158A 1975-04-14 1976-03-17 Verfahren zum Verformen eines einkristallinen Siliciumkörpers Expired DE2611158C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/567,656 US3962052A (en) 1975-04-14 1975-04-14 Process for forming apertures in silicon bodies

Publications (2)

Publication Number Publication Date
DE2611158A1 DE2611158A1 (de) 1976-10-28
DE2611158C2 true DE2611158C2 (de) 1982-04-08

Family

ID=24268084

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2611158A Expired DE2611158C2 (de) 1975-04-14 1976-03-17 Verfahren zum Verformen eines einkristallinen Siliciumkörpers

Country Status (6)

Country Link
US (1) US3962052A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS51124382A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2611158C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2308202A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB1515031A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1056750B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4096619A (en) * 1977-01-31 1978-06-27 International Telephone & Telegraph Corporation Semiconductor scribing method
US4166782A (en) * 1978-11-06 1979-09-04 The United States Of America As Represented By The Secretary Of The Navy Method of anodically leveling semiconductor layers
US4306951A (en) * 1980-05-30 1981-12-22 International Business Machines Corporation Electrochemical etching process for semiconductors
DE3029792A1 (de) * 1980-08-06 1982-03-11 Siemens AG, 1000 Berlin und 8000 München Verfahren zum zerteilen eines halbleiterkristalls in scheiben
US4325182A (en) * 1980-08-25 1982-04-20 General Electric Company Fast isolation diffusion
US4419182A (en) * 1981-02-27 1983-12-06 Veeco Instruments Inc. Method of fabricating screen lens array plates
DE3879771D1 (de) * 1987-05-27 1993-05-06 Siemens Ag Aetzverfahren zum erzeugen von lochoeffnungen oder graeben in n-dotiertem silizium.
US6171512B1 (en) 1991-02-15 2001-01-09 Canon Kabushiki Kaisha Etching solution for etching porous silicon, etching method using the etching solution and method of preparing semiconductor member using the etching solution
SG47089A1 (en) * 1991-02-15 1998-03-20 Canon Kk Etching solution for etching porous silicon etching method using the etching solution and method of preparing semiconductor member using the etching solution
EP0534474B1 (en) * 1991-09-27 2002-01-16 Canon Kabushiki Kaisha Method of processing a silicon substrate
EP0536790B1 (en) * 1991-10-11 2004-03-03 Canon Kabushiki Kaisha Method for producing semiconductor articles
US5277769A (en) * 1991-11-27 1994-01-11 The United States Of America As Represented By The Department Of Energy Electrochemical thinning of silicon
DE4202454C1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1992-01-29 1993-07-29 Siemens Ag, 8000 Muenchen, De
KR950005464B1 (ko) * 1992-02-25 1995-05-24 삼성전자주식회사 반도체장치의 제조방법
EP0563625A3 (en) * 1992-04-03 1994-05-25 Ibm Immersion scanning system for fabricating porous silicon films and devices
US5338415A (en) * 1992-06-22 1994-08-16 The Regents Of The University Of California Method for detection of chemicals by reversible quenching of silicon photoluminescence
DE4310205C1 (de) * 1993-03-29 1994-06-16 Siemens Ag Verfahren zur Herstellung einer Lochstruktur in einem Substrat aus Silizium
US5985164A (en) * 1994-03-07 1999-11-16 Regents Of The University Of California Method for forming a filter
US5893974A (en) * 1994-03-07 1999-04-13 Regents Of University Of California Microfabricated capsules for immunological isolation of cell transplants
US5651900A (en) * 1994-03-07 1997-07-29 The Regents Of The University Of California Microfabricated particle filter
US5660680A (en) * 1994-03-07 1997-08-26 The Regents Of The University Of California Method for fabrication of high vertical aspect ratio thin film structures
US5645684A (en) * 1994-03-07 1997-07-08 The Regents Of The University Of California Multilayer high vertical aspect ratio thin film structures
US5985328A (en) * 1994-03-07 1999-11-16 Regents Of The University Of California Micromachined porous membranes with bulk support
US5770076A (en) * 1994-03-07 1998-06-23 The Regents Of The University Of California Micromachined capsules having porous membranes and bulk supports
US5798042A (en) * 1994-03-07 1998-08-25 Regents Of The University Of California Microfabricated filter with specially constructed channel walls, and containment well and capsule constructed with such filters
US5531874A (en) * 1994-06-17 1996-07-02 International Business Machines Corporation Electroetching tool using localized application of channelized flow of electrolyte
US5427648A (en) * 1994-08-15 1995-06-27 The United States Of America As Represented By The Secretary Of The Army Method of forming porous silicon
DE19518371C1 (de) * 1995-05-22 1996-10-24 Forschungszentrum Juelich Gmbh Verfahren zur Strukturierung porösen Siliciums, sowie eine poröses Silicium enthaltende Struktur
US5668409A (en) * 1995-06-05 1997-09-16 Harris Corporation Integrated circuit with edge connections and method
US5608264A (en) * 1995-06-05 1997-03-04 Harris Corporation Surface mountable integrated circuit with conductive vias
US5682062A (en) * 1995-06-05 1997-10-28 Harris Corporation System for interconnecting stacked integrated circuits
US5814889A (en) * 1995-06-05 1998-09-29 Harris Corporation Intergrated circuit with coaxial isolation and method
US5618752A (en) * 1995-06-05 1997-04-08 Harris Corporation Method of fabrication of surface mountable integrated circuits
US5646067A (en) * 1995-06-05 1997-07-08 Harris Corporation Method of bonding wafers having vias including conductive material
US5858256A (en) * 1996-07-11 1999-01-12 The Board Of Trustees Of The Leland Stanford, Jr. University Method of forming small aperture
US5863826A (en) * 1996-08-02 1999-01-26 Micron Technology, Inc. CMOS isolation utilizing enhanced oxidation of recessed porous silicon formed by light ion implantation
DE19700982A1 (de) * 1997-01-14 1998-07-16 Siemens Ag Verfahren zur Bildung von Lochstrukturen in einem Siliziumsubstrat
US5938923A (en) * 1997-04-15 1999-08-17 The Regents Of The University Of California Microfabricated filter and capsule using a substrate sandwich
US6121552A (en) * 1997-06-13 2000-09-19 The Regents Of The University Of Caliofornia Microfabricated high aspect ratio device with an electrical isolation trench
US6429509B1 (en) 1999-05-03 2002-08-06 United Microelectronics Corporation Integrated circuit with improved interconnect structure and process for making same
US7030466B1 (en) 1999-05-03 2006-04-18 United Microelectronics Corporation Intermediate structure for making integrated circuit device and wafer
US7179740B1 (en) 1999-05-03 2007-02-20 United Microelectronics Corporation Integrated circuit with improved interconnect structure and process for making same
KR100331226B1 (ko) * 2000-02-23 2002-04-26 이상헌 다공성 산화 실리콘 기둥을 이용하여 형성한 초고주파용 소자
DE10217569A1 (de) * 2002-04-19 2003-11-13 Infineon Technologies Ag Vorrichtung auf Basis von partiell oxidiertem porösen Silizium
WO2004051738A2 (en) * 2002-12-03 2004-06-17 Koninklijke Philips Electronics N.V. Method for the manufacture of a display
DE102005033254B4 (de) * 2005-07-15 2008-03-27 Qimonda Ag Verfahren zur Herstellung eines Chip-Trägersubstrats aus Silizium mit durchgehenden Kontakten
US7972954B2 (en) * 2006-01-24 2011-07-05 Infineon Technologies Ag Porous silicon dielectric
US8633572B2 (en) * 2006-03-27 2014-01-21 Koninklijke Philips N.V. Low ohmic through substrate interconnection for semiconductor carriers
US20080277332A1 (en) * 2007-05-11 2008-11-13 Becton, Dickinson And Company Micromachined membrane filter device for a glaucoma implant and method for making the same
DE102008003453A1 (de) * 2008-01-08 2009-07-09 Robert Bosch Gmbh Verfahren zur Herstellung poröser Mikrostrukturen, nach diesem Verfahren hergestellte poröse Mikrostrukturen sowie deren Verwendung
JP5521359B2 (ja) * 2008-03-13 2014-06-11 セイコーエプソン株式会社 光偏向器及びその製造方法
TWI351777B (en) * 2008-04-22 2011-11-01 Silicon Base Dev Inc Bade for light diode and its manufacturing method
FR3040532B1 (fr) * 2015-08-31 2017-10-13 St Microelectronics Tours Sas Puce a montage en surface
US9929290B2 (en) 2016-06-20 2018-03-27 Globalfoundries Inc. Electrical and optical via connections on a same chip
US12341099B2 (en) 2022-09-23 2025-06-24 International Business Machines Corporation Semiconductor backside transistor integration with backside power delivery network

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB930533A (en) * 1959-09-11 1963-07-03 Standard Telephones Cables Ltd Improvements in or relating to semiconductor devices
US3418226A (en) * 1965-05-18 1968-12-24 Ibm Method of electrolytically etching a semiconductor having a single impurity gradient
US3616348A (en) * 1968-06-10 1971-10-26 Rca Corp Process for isolating semiconductor elements
US3577037A (en) * 1968-07-05 1971-05-04 Ibm Diffused electrical connector apparatus and method of making same
NL6910274A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1969-07-04 1971-01-06
JPS4914381B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1969-09-01 1974-04-06
US3648131A (en) * 1969-11-07 1972-03-07 Ibm Hourglass-shaped conductive connection through semiconductor structures
US3640806A (en) * 1970-01-05 1972-02-08 Nippon Telegraph & Telephone Semiconductor device and method of producing the same
US3661741A (en) * 1970-10-07 1972-05-09 Bell Telephone Labor Inc Fabrication of integrated semiconductor devices by electrochemical etching
US3801390A (en) * 1970-12-28 1974-04-02 Bell Telephone Labor Inc Preparation of high resolution shadow masks
US3713922A (en) * 1970-12-28 1973-01-30 Bell Telephone Labor Inc High resolution shadow masks and their preparation

Also Published As

Publication number Publication date
JPS5532216B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1980-08-23
IT1056750B (it) 1982-02-20
DE2611158A1 (de) 1976-10-28
US3962052A (en) 1976-06-08
FR2308202A1 (fr) 1976-11-12
JPS51124382A (en) 1976-10-29
FR2308202B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1978-05-19
GB1515031A (en) 1978-06-21

Similar Documents

Publication Publication Date Title
DE2611158C2 (de) Verfahren zum Verformen eines einkristallinen Siliciumkörpers
DE2628407C2 (de) Verfahren zum Herstellen von dielektrischen Isolationszonen
DE1930669C2 (de) Verfahren zur Herstellung einer integrierten Halbleiterschaltung
DE2646308C3 (de) Verfahren zum Herstellen nahe beieinander liegender elektrisch leitender Schichten
DE3014363C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE2036139A1 (de) Dunnfümmetallisierungsverfahren fur Mikroschaltungen
DE2615754C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE2636971C2 (de) Verfahren zum Herstellen einer isolierenden Schicht mit ebener Oberfläche auf einer unebenen Oberfläche eines Substrats
DE4024743C2 (de) Verwendung eines Siliciumsubstrats mit Schichtbereichen aus porösem, oxidierten Silicium für einen Thermokopf und Verfahren zur Herstellung dieses Siliciumsubstrats
DE2633714C2 (de) Integrierte Halbleiter-Schaltungsanordnung mit einem bipolaren Transistor und Verfahren zu ihrer Herstellung
DE2313106A1 (de) Verfahren zum herstellen eines elektrischen verbindungssystems
DE2540352A1 (de) Verfahren zur selektiven oxydation
DE2835577C2 (de) Verfahren zur Herstellung eines Dünnfilmmagnetkopfes und Dünnfilmmagnetkopf
DE2550346A1 (de) Verfahren zum herstellen eines elektrisch isolierenden bereiches in dem halbleiterkoerper eines halbleiterbauelements
DE1589076C3 (de) Verfahren zum Herstellen von Halbleiteranordnungen mit tragfähigen elektrischen Leitern
EP0001038A1 (de) Herstellung einer Siliciummaske und ihre Verwendung
DE1589920B2 (de) Verfahren zum herstellen einer integrierten halbleiter schaltung
DE1231812B (de) Verfahren zur Herstellung von elektrischen Halbleiterbauelementen nach der Mesa-Diffusionstechnik
DE2628382A1 (de) Verfahren zum herstellen von aus aluminiumoxid bestehenden dielektrischen isolationszonen in integrierten schaltungen
DE2451486C2 (de) Verfahren zum Herstellen von integrierten Halbleiteranordnungen
DE1929084C3 (de) Ätzlösung für ein Verfahren zum Herstellen eines Halbleiterbauelementes
DE3226097A1 (de) Duennfilm-transistor und verfahren zu dessen herstellung
DE2157633A1 (de) Verfahren zur planaren diffusion von zonen einer monolithisch integrierten festkoerperschaltung
DE2539193B2 (de) Verfahren zur herstellung eines planaren leiterbahnsystems fuer integrierte halbleiterschaltungen
DE1908901C3 (de) Verfahren zum Herstellen von Halbleiterbauelementen kleiner Abmessungen

Legal Events

Date Code Title Description
OD Request for examination
D2 Grant after examination
8339 Ceased/non-payment of the annual fee