DE2552644C2 - Integrierter Halbleiter-Festspeicher und Verfahren zu seiner Herstellung - Google Patents
Integrierter Halbleiter-Festspeicher und Verfahren zu seiner HerstellungInfo
- Publication number
- DE2552644C2 DE2552644C2 DE2552644A DE2552644A DE2552644C2 DE 2552644 C2 DE2552644 C2 DE 2552644C2 DE 2552644 A DE2552644 A DE 2552644A DE 2552644 A DE2552644 A DE 2552644A DE 2552644 C2 DE2552644 C2 DE 2552644C2
- Authority
- DE
- Germany
- Prior art keywords
- mos
- transistors
- matrix
- memory
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 title claims description 54
- 239000004065 semiconductor Substances 0.000 title claims description 10
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 238000000034 method Methods 0.000 title claims description 7
- 239000011159 matrix material Substances 0.000 claims description 28
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 17
- 239000000758 substrate Substances 0.000 claims description 13
- 230000005669 field effect Effects 0.000 claims description 5
- 239000012535 impurity Substances 0.000 claims description 2
- 238000005468 ion implantation Methods 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 238000009792 diffusion process Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 8
- 229910052782 aluminium Inorganic materials 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 229910004298 SiO 2 Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- -1 aluminum compound Chemical class 0.000 description 4
- 229910052796 boron Inorganic materials 0.000 description 4
- 230000003068 static effect Effects 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 108091006146 Channels Proteins 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
- G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
- G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
- G11C17/123—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices comprising cells having several storage transistors connected in series
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/27—ROM only
- H10B20/30—ROM only having the source region and the drain region on the same level, e.g. lateral transistors
- H10B20/38—Doping programmed, e.g. mask ROM
- H10B20/383—Channel doping programmed
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computing Systems (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Non-Volatile Memory (AREA)
- Static Random-Access Memory (AREA)
Description
mit Si-Gate
A | - μην | 336 μΐη2 | dynamisch |
B | 616 | 650 | statisch |
C | 525 | - | statisch |
D | 412 | - | statisch |
E | 441 | 432 | statisch |
Weiter wird ein Fotoresistmaterial 50 auf den Teil des
Claims (5)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP50107350A JPS5851427B2 (ja) | 1975-09-04 | 1975-09-04 | 絶縁ゲ−ト型リ−ド・オンリ−・メモリの製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE2552644A1 DE2552644A1 (de) | 1977-03-17 |
DE2552644C2 true DE2552644C2 (de) | 1983-10-27 |
Family
ID=14456816
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE2552644A Expired DE2552644C2 (de) | 1975-09-04 | 1975-11-24 | Integrierter Halbleiter-Festspeicher und Verfahren zu seiner Herstellung |
DE2560425A Expired DE2560425C2 (de) | 1975-09-04 | 1975-11-24 | Verfahren zur Herstellung einer integrierten Halbleiteranordnung |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE2560425A Expired DE2560425C2 (de) | 1975-09-04 | 1975-11-24 | Verfahren zur Herstellung einer integrierten Halbleiteranordnung |
Country Status (10)
Country | Link |
---|---|
US (3) | US4235010A (de) |
JP (1) | JPS5851427B2 (de) |
CA (1) | CA1070436A (de) |
DE (2) | DE2552644C2 (de) |
FR (1) | FR2323233A1 (de) |
GB (1) | GB1529717A (de) |
HK (1) | HK35681A (de) |
IT (1) | IT1049770B (de) |
MY (1) | MY8200020A (de) |
NL (1) | NL185483C (de) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5851427B2 (ja) * | 1975-09-04 | 1983-11-16 | 株式会社日立製作所 | 絶縁ゲ−ト型リ−ド・オンリ−・メモリの製造方法 |
US4600933A (en) * | 1976-12-14 | 1986-07-15 | Standard Microsystems Corporation | Semiconductor integrated circuit structure with selectively modified insulation layer |
JPS5519851A (en) * | 1978-07-31 | 1980-02-12 | Hitachi Ltd | Manufacture of non-volatile memories |
JPS5647996A (en) * | 1979-09-20 | 1981-04-30 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Semiconductor memory device |
US4336647A (en) * | 1979-12-21 | 1982-06-29 | Texas Instruments Incorporated | Method of making implant programmable N-channel read only memory |
JPS56125854A (en) * | 1980-03-10 | 1981-10-02 | Nec Corp | Integrated circuit |
US4476478A (en) * | 1980-04-24 | 1984-10-09 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor read only memory and method of making the same |
US4328610A (en) * | 1980-04-25 | 1982-05-11 | Burroughs Corporation | Method of reducing alpha-particle induced errors in an integrated circuit |
JPS5752943A (en) * | 1980-09-12 | 1982-03-29 | Fujitsu Ltd | Decoder |
DE3108726A1 (de) * | 1981-03-07 | 1982-09-16 | Deutsche Itt Industries Gmbh, 7800 Freiburg | Monolithisch integrierte referenzspannungsquelle |
JPS5830154A (ja) * | 1981-08-17 | 1983-02-22 | Toshiba Corp | 固定記憶半導体装置およびその製造方法 |
US4633572A (en) * | 1983-02-22 | 1987-01-06 | General Motors Corporation | Programming power paths in an IC by combined depletion and enhancement implants |
US4742019A (en) * | 1985-10-30 | 1988-05-03 | International Business Machines Corporation | Method for forming aligned interconnections between logic stages |
JP2723147B2 (ja) * | 1986-06-25 | 1998-03-09 | 株式会社日立製作所 | 半導体集積回路装置の製造方法 |
US4847517A (en) * | 1988-02-16 | 1989-07-11 | Ltv Aerospace & Defense Co. | Microwave tube modulator |
US5623443A (en) * | 1994-03-11 | 1997-04-22 | Waferscale Integration, Inc. | Scalable EPROM array with thick and thin non-field oxide gate insulators |
US6498376B1 (en) * | 1994-06-03 | 2002-12-24 | Seiko Instruments Inc | Semiconductor device and manufacturing method thereof |
FR2730345B1 (fr) * | 1995-02-03 | 1997-04-04 | Matra Mhs | Procede de fabrication d'une memoire morte en technologie mos, et memoire ainsi obtenue |
US5644154A (en) * | 1995-03-27 | 1997-07-01 | Microchip Technology Incorporated | MOS read-only semiconductor memory with selected source/drain regions spaced away from edges of overlying gate electrode regions and method therefor |
US5786607A (en) * | 1995-05-29 | 1998-07-28 | Matsushita Electronics Corporation | Solid-state image pick-up device and method for manufacturing the same |
US5795807A (en) * | 1996-12-20 | 1998-08-18 | Advanced Micro Devices | Semiconductor device having a group of high performance transistors and method of manufacture thereof |
US5952696A (en) * | 1997-01-30 | 1999-09-14 | Advanced Micro Devices | Complementary metal oxide semiconductor device with selective doping |
EP0957521A1 (de) * | 1998-05-11 | 1999-11-17 | STMicroelectronics S.r.l. | Speicherzellenanordnung hergestellt durch ein Self-Aligned-Source-Verfahren (SAS), die Festwertspeicherzellen (ROM) aufweist, und deren Herstellungsverfahren |
US6703670B1 (en) * | 2001-04-03 | 2004-03-09 | National Semiconductor Corporation | Depletion-mode transistor that eliminates the need to separately set the threshold voltage of the depletion-mode transistor |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3541543A (en) * | 1966-07-25 | 1970-11-17 | Texas Instruments Inc | Binary decoder |
US3618050A (en) | 1969-05-07 | 1971-11-02 | Teletype Corp | Read-only memory arrays in which a portion of the memory-addressing circuitry is integral to the array |
JPS5410836B1 (de) * | 1970-06-26 | 1979-05-10 | ||
US3775191A (en) * | 1971-06-28 | 1973-11-27 | Bell Canada Northern Electric | Modification of channel regions in insulated gate field effect transistors |
US4011653A (en) * | 1971-08-23 | 1977-03-15 | Tokyo Shibaura Electric Co., Ltd. | Method for manufacturing a semiconductor integrated circuit including an insulating gate type semiconductor transistor |
JPS4871976A (de) * | 1971-12-28 | 1973-09-28 | ||
JPS5232557B2 (de) * | 1972-03-14 | 1977-08-22 | ||
US3985591A (en) * | 1972-03-10 | 1976-10-12 | Matsushita Electronics Corporation | Method of manufacturing parallel gate matrix circuits |
GB1357515A (en) * | 1972-03-10 | 1974-06-26 | Matsushita Electronics Corp | Method for manufacturing an mos integrated circuit |
US3873372A (en) * | 1973-07-09 | 1975-03-25 | Ibm | Method for producing improved transistor devices |
US3898105A (en) * | 1973-10-25 | 1975-08-05 | Mostek Corp | Method for making FET circuits |
US3874937A (en) * | 1973-10-31 | 1975-04-01 | Gen Instrument Corp | Method for manufacturing metal oxide semiconductor integrated circuit of reduced size |
DE2356446A1 (de) * | 1973-11-12 | 1975-05-28 | Licentia Gmbh | Integrierte schaltung mit feldeffekttransistoren |
JPS50142128A (de) * | 1974-05-07 | 1975-11-15 | ||
US3914855A (en) * | 1974-05-09 | 1975-10-28 | Bell Telephone Labor Inc | Methods for making MOS read-only memories |
JPS5851427B2 (ja) * | 1975-09-04 | 1983-11-16 | 株式会社日立製作所 | 絶縁ゲ−ト型リ−ド・オンリ−・メモリの製造方法 |
US4183093A (en) * | 1975-09-04 | 1980-01-08 | Hitachi, Ltd. | Semiconductor integrated circuit device composed of insulated gate field-effect transistor |
-
1975
- 1975-09-04 JP JP50107350A patent/JPS5851427B2/ja not_active Expired
- 1975-11-10 GB GB46414/75A patent/GB1529717A/en not_active Expired
- 1975-11-24 DE DE2552644A patent/DE2552644C2/de not_active Expired
- 1975-11-24 FR FR7535849A patent/FR2323233A1/fr active Granted
- 1975-11-24 NL NLAANVRAGE7513708,A patent/NL185483C/xx not_active IP Right Cessation
- 1975-11-24 IT IT29594/75A patent/IT1049770B/it active
- 1975-11-24 DE DE2560425A patent/DE2560425C2/de not_active Expired
- 1975-11-24 CA CA240,274A patent/CA1070436A/en not_active Expired
-
1978
- 1978-03-31 US US05/892,178 patent/US4235010A/en not_active Expired - Lifetime
-
1980
- 1980-04-18 US US06/141,574 patent/US4365263A/en not_active Expired - Lifetime
-
1981
- 1981-07-23 HK HK356/81A patent/HK35681A/xx unknown
-
1982
- 1982-12-30 MY MY20/82A patent/MY8200020A/xx unknown
-
1984
- 1984-01-03 US US06/567,519 patent/US4514894A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CA1070436A (en) | 1980-01-22 |
MY8200020A (en) | 1982-12-31 |
DE2560425C2 (de) | 1987-02-19 |
FR2323233A1 (fr) | 1977-04-01 |
NL185483B (nl) | 1989-11-16 |
US4235010A (en) | 1980-11-25 |
US4365263A (en) | 1982-12-21 |
JPS5851427B2 (ja) | 1983-11-16 |
DE2552644A1 (de) | 1977-03-17 |
HK35681A (en) | 1981-07-31 |
NL7513708A (nl) | 1977-03-08 |
IT1049770B (it) | 1981-02-10 |
NL185483C (nl) | 1990-04-17 |
JPS5230388A (en) | 1977-03-08 |
US4514894A (en) | 1985-05-07 |
FR2323233B1 (de) | 1979-04-06 |
GB1529717A (en) | 1978-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2552644C2 (de) | Integrierter Halbleiter-Festspeicher und Verfahren zu seiner Herstellung | |
EP0024311B1 (de) | Verfahren zum Herstellen eines hochintegrierten Festwertspeichers | |
DE2727419C3 (de) | Halbleiterspeichersystem | |
DE2632036C2 (de) | Integrierte Speicherschaltung mit Feldeffekttransistoren | |
DE2235801A1 (de) | Monolithischer festwertspeicher und verfahren zur herstellung | |
DE3311923A1 (de) | Duennfilmtransistoranordnung | |
DE69716844T2 (de) | Datenschreibverfahren in einer ferroelektrischen Speicherzelle vom Ein-Transistor-Typ | |
DE2647892A1 (de) | Eingabepufferschaltung | |
DE2823854A1 (de) | Integrierte halbleiterspeichervorrichtung | |
DE2646653C3 (de) | ||
DE2129687A1 (de) | Digitale Speicherschaltung | |
DE3046524C2 (de) | Halbleitervorrichtung | |
DE3046376C2 (de) | Halbleiter-Speichervorrichtung | |
DE2622307A1 (de) | Elektrische speichervorrichtung | |
DE69229386T2 (de) | Verfahren zur Herstellung einer DRAM-Zelle und Logik-Schaltung | |
DE69124010T2 (de) | Halbleiterspeicherzelle | |
DE2309616C2 (de) | Halbleiterspeicherschaltung | |
DE2033260C3 (de) | Kapazitiver Speicher mit Feldeffekttransistoren | |
DE1764241C3 (de) | Monolithisch integrierte Halbleiterschaltung | |
DE2431079A1 (de) | Dynamischer halbleiterspeicher mit zwei-tranistor-speicherelementen | |
DE2760086C2 (de) | ||
DE2540350B2 (de) | Halbleiterschaltung mit einer Matrix aus Isolierschicht-Feldeffekttransistoren | |
EP0082208B1 (de) | Integrierter CMOS-Schaltkreis | |
DE69125576T2 (de) | Speicheranordnung mit Abtastverstärkern vom Stromspiegeltyp | |
DE2702830C2 (de) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8172 | Supplementary division/partition in: |
Ref country code: DE Ref document number: 2560426 Format of ref document f/p: P Ref country code: DE Ref document number: 2560425 Format of ref document f/p: P |
|
AH | Division in |
Ref country code: DE Ref document number: 2560426 Format of ref document f/p: P Ref country code: DE Ref document number: 2560425 Format of ref document f/p: P |
|
Q171 | Divided out to: |
Ref country code: DE Ref document number: 2560425 Ref country code: DE Ref document number: 2560426 |
|
8128 | New person/name/address of the agent |
Representative=s name: STREHL, P., DIPL.-ING. DIPL.-WIRTSCH.-ING. SCHUEBE |
|
8181 | Inventor (new situation) |
Free format text: KAWAGOE, HIROTO, KODAIRA, TOKYO, JP |
|
8126 | Change of the secondary classification |
Ipc: ENTFAELLT |
|
AH | Division in |
Ref country code: DE Ref document number: 2560425 Format of ref document f/p: P Ref country code: DE Ref document number: 2560426 Format of ref document f/p: P |
|
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
AH | Division in |
Ref country code: DE Ref document number: 2560425 Format of ref document f/p: P |