DE2506733A1 - Datenspeicher ohne feste zuordnung zwischen adressen und speicherplaetzen - Google Patents

Datenspeicher ohne feste zuordnung zwischen adressen und speicherplaetzen

Info

Publication number
DE2506733A1
DE2506733A1 DE19752506733 DE2506733A DE2506733A1 DE 2506733 A1 DE2506733 A1 DE 2506733A1 DE 19752506733 DE19752506733 DE 19752506733 DE 2506733 A DE2506733 A DE 2506733A DE 2506733 A1 DE2506733 A1 DE 2506733A1
Authority
DE
Germany
Prior art keywords
memory
address
addresses
access address
received
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
DE19752506733
Other languages
German (de)
English (en)
Inventor
Elwood Eugene Barnes
Sidney Thomas Emerson
Paul Clifton Rogers
Wilburn Dwain Simpson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Inc
Original Assignee
Periphonics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Periphonics Corp filed Critical Periphonics Corp
Publication of DE2506733A1 publication Critical patent/DE2506733A1/de
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Executing Machine-Instructions (AREA)
  • Bus Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
DE19752506733 1974-02-26 1975-02-18 Datenspeicher ohne feste zuordnung zwischen adressen und speicherplaetzen Ceased DE2506733A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US446116A US3914747A (en) 1974-02-26 1974-02-26 Memory having non-fixed relationships between addresses and storage locations

Publications (1)

Publication Number Publication Date
DE2506733A1 true DE2506733A1 (de) 1975-09-11

Family

ID=23771373

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19752506733 Ceased DE2506733A1 (de) 1974-02-26 1975-02-18 Datenspeicher ohne feste zuordnung zwischen adressen und speicherplaetzen

Country Status (7)

Country Link
US (1) US3914747A (enExample)
JP (1) JPS595936B2 (enExample)
CA (1) CA1011001A (enExample)
DE (1) DE2506733A1 (enExample)
FR (1) FR2262372B3 (enExample)
GB (1) GB1495332A (enExample)
IL (1) IL46475A (enExample)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4084229A (en) * 1975-12-29 1978-04-11 Honeywell Information Systems Inc. Control store system and method for storing selectively microinstructions and scratchpad information
US4156927A (en) * 1976-08-11 1979-05-29 Texas Instruments Incorporated Digital processor system with direct access memory
FR2445988A1 (fr) * 1979-01-02 1980-08-01 Honeywell Inf Systems Dispositif d'adressage perfectionne d'un systeme de traitement de donnees
USRE31977E (en) * 1979-03-12 1985-08-27 Texas Instruments Incorporated Digital computing system having auto-incrementing memory
US4459677A (en) * 1980-04-11 1984-07-10 Ampex Corporation VIQ Computer graphics system
US4497020A (en) * 1981-06-30 1985-01-29 Ampex Corporation Selective mapping system and method
JPS58102380A (ja) * 1981-12-11 1983-06-17 Hitachi Ltd 仮想記憶管理方法
GB2136170A (en) * 1983-03-03 1984-09-12 Electronic Automation Ltd Method and apparatus for accessing a memory system
GB8316463D0 (en) * 1983-06-16 1983-07-20 Secr Defence Priority resolution in bus oriented computer systems
US4760522A (en) * 1984-06-20 1988-07-26 Weatherford James R Intermixing of different capacity memory array units in a computer
BG39765A1 (en) * 1985-02-14 1986-08-15 Turlakov Device for connecting 8- degree and 16- degree modules to 16- degree microprocessor system
US5027273A (en) * 1985-04-10 1991-06-25 Microsoft Corporation Method and operating system for executing programs in a multi-mode microprocessor
US6449346B1 (en) 1985-07-10 2002-09-10 Ronald A. Katz Technology Licensing, L.P. Telephone-television interface statistical analysis system
US6678360B1 (en) 1985-07-10 2004-01-13 Ronald A. Katz Technology Licensing, L.P. Telephonic-interface statistical analysis system
US5898762A (en) * 1985-07-10 1999-04-27 Ronald A. Katz Technology Licensing, L.P. Telephonic-interface statistical analysis system
US5835576A (en) * 1985-07-10 1998-11-10 Ronald A. Katz Technology Licensing, L.P. Telephonic-interface lottery device
US4845739A (en) * 1985-07-10 1989-07-04 Fdr Interactive Technologies Telephonic-interface statistical analysis system
US20040071278A1 (en) * 1985-07-10 2004-04-15 Ronald A. Katz Multiple format telephonic interface control system
US5828734A (en) 1985-07-10 1998-10-27 Ronald A. Katz Technology Licensing, Lp Telephone interface call processing system with call selectivity
US5793846A (en) 1985-07-10 1998-08-11 Ronald A. Katz Technology Licensing, Lp Telephonic-interface game control system
US5359645A (en) 1985-07-10 1994-10-25 First Data Corporation Inc. Voice-data telephonic interface control system
US5365575A (en) 1985-07-10 1994-11-15 First Data Resources Inc. Telephonic-interface lottery system
CA1270338C (en) * 1985-09-11 1990-06-12 DATA PROCESSING SYSTEM FOR PROCESSING UNITS WITH DIFFERENT RATES
US4835733A (en) * 1985-09-30 1989-05-30 Sgs-Thomson Microelectronics, Inc. Programmable access memory
IT1184013B (it) * 1985-12-13 1987-10-22 Elsag Memoria ad elevata capacita accessibile a diverse agenti
US4682283A (en) * 1986-02-06 1987-07-21 Rockwell International Corporation Address range comparison system using multiplexer for detection of range identifier bits stored in dedicated RAM's
US4821185A (en) * 1986-05-19 1989-04-11 American Telephone And Telegraph Company I/O interface system using plural buffers sized smaller than non-overlapping contiguous computer memory portions dedicated to each buffer
US5146221A (en) * 1989-01-13 1992-09-08 Stac, Inc. Data compression apparatus and method
US5276781A (en) * 1989-07-12 1994-01-04 Ricoh Company, Ltd. Laser printer controller flexible frame buffer architecture which allows hardware assisted memory erase
JP2907451B2 (ja) * 1989-08-31 1999-06-21 キヤノン株式会社 ダイレクトメモリアクセス方法および装置
US5269009A (en) * 1990-09-04 1993-12-07 International Business Machines Corporation Processor system with improved memory transfer means
US5390304A (en) * 1990-09-28 1995-02-14 Texas Instruments, Incorporated Method and apparatus for processing block instructions in a data processor
US5303360A (en) * 1991-02-22 1994-04-12 Vlsi Technology, Inc. Programmable boundary between system board memory and slot bus memory
US5369758A (en) * 1991-11-15 1994-11-29 Fujitsu Limited Checking for proper locations of storage devices in a storage array
CA2151293C (en) * 1994-06-10 2006-04-04 Harris Corporation Improvements in or relating to integrated network switch with variable functions
US5748627A (en) * 1994-06-10 1998-05-05 Harris Corporation Integrated network switch with flexible serial data packet transfer system
JP3078204B2 (ja) * 1995-06-01 2000-08-21 株式会社東芝 磁気ディスク装置及び磁気ディスク装置におけるバッファ管理方法
US6427199B1 (en) * 1999-01-19 2002-07-30 Motorola, Inc. Method and apparatus for efficiently transferring data between peripherals in a selective call radio
JP2001344187A (ja) * 2000-05-30 2001-12-14 Matsushita Electric Ind Co Ltd ホストインタフェース回路
JP2003162433A (ja) * 2001-11-27 2003-06-06 Fujitsu Ltd メモリシステム
TW201020773A (en) * 2008-11-19 2010-06-01 Inventec Corp Method for reading/writing a big structure in a 64k operating environment

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3599176A (en) * 1968-01-02 1971-08-10 Ibm Microprogrammed data processing system utilizing improved storage addressing means
DE1925427A1 (de) * 1968-05-25 1970-01-15 Fujitsu Ltd Datenuebertragungsvorrichtung zum UEbertragen von Daten zwischen Informationsspeichern
US3651475A (en) * 1970-04-16 1972-03-21 Ibm Address modification by main/control store boundary register in a microprogrammed processor
US3737860A (en) * 1972-04-13 1973-06-05 Honeywell Inf Systems Memory bank addressing

Also Published As

Publication number Publication date
JPS595936B2 (ja) 1984-02-08
GB1495332A (en) 1977-12-14
JPS50126135A (enExample) 1975-10-03
US3914747A (en) 1975-10-21
FR2262372B3 (enExample) 1978-11-17
IL46475A0 (en) 1975-04-25
IL46475A (en) 1977-01-31
AU7851975A (en) 1976-08-26
FR2262372A1 (enExample) 1975-09-19
CA1011001A (en) 1977-05-24

Similar Documents

Publication Publication Date Title
DE2506733A1 (de) Datenspeicher ohne feste zuordnung zwischen adressen und speicherplaetzen
DE2756890C2 (de) Schaltungungsanordnung zur Steuerung der Datenübertragung zwischen einer zentralen Verarbeitungseinheit und einer Mehrzahl peripherer Einheiten
DE1956604A1 (de) Datenverarbeitungsanlage mit einem Speichersystem
DE2241257B2 (de) Datenverarbeitende Anlage
DE2801611A1 (de) Verfahren und anordnung zum adressieren und speichern von daten in speichern mit wahlfreiem zugriff
DE2231146B2 (de) Datenverarbeitungsanlage mit virtueller Adressierung
DE1803767A1 (de) Elektronisches Datenverarbeitungssystem
DE2630323A1 (de) Datenspeichereinrichtung
DE2846117A1 (de) Informationsverarbeitungsvorrichtung
DE3232600C2 (enExample)
DE2411963B2 (de) Datenverarbeitungsanlage
DE2755371A1 (de) Ein/ausgabe-verarbeitungssystem
DE3300699A1 (de) Verfahren und schaltungsanordnung zur adressierung der speicher mehrerer datenverarbeitender einrichtungen in einem mehrfachleitungssystem
DE2646296A1 (de) Assoziative elektronische schaltungsanordnung aus digitalen prozessoren
DE2542010A1 (de) Datenverarbeitende anlage
DE2747146A1 (de) Datenverarbeitungsanlage
DE4207158A1 (de) Speicher-zugriffssteuerung
DE112010005609T5 (de) Speichern von Daten in einem einer Mehrzahl von Puffern in einer Speichersteuerung
DE1774039A1 (de) Rechner
DE2935857A1 (de) Verfahren und schaltungsanordnung zur durchfuehrung von additionen
DE2739525C2 (de) Rechner
DE2720864A1 (de) Verfahren und anordnung zum lueckenfreien einspeichern einer anzahl von datenblocks unbestimmter laenge
DE2456710A1 (de) Einrichtung zum packen von seitenrahmen eines hauptspeichers mit datensegmenten
DE3923872A1 (de) Schaltungsanordnung zum steuern des zugriffs auf einen speicher
EP1145113B1 (de) Verfahren und anordnung zur erzeugung und ausführung von komprimierten programmen eines vliw-prozessors

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8131 Rejection