DE2133660A1 - Codierer - Google Patents

Codierer

Info

Publication number
DE2133660A1
DE2133660A1 DE19712133660 DE2133660A DE2133660A1 DE 2133660 A1 DE2133660 A1 DE 2133660A1 DE 19712133660 DE19712133660 DE 19712133660 DE 2133660 A DE2133660 A DE 2133660A DE 2133660 A1 DE2133660 A1 DE 2133660A1
Authority
DE
Germany
Prior art keywords
signal sequence
pulses
phase
clock
data signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19712133660
Other languages
German (de)
English (en)
Inventor
George H Cambridge Mass Sollman (V St A)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Original Assignee
Honeywell Information Systems Italia SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA filed Critical Honeywell Information Systems Italia SpA
Publication of DE2133660A1 publication Critical patent/DE2133660A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Dc Digital Transmission (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Manipulation Of Pulses (AREA)
DE19712133660 1970-07-06 1971-07-06 Codierer Withdrawn DE2133660A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US5232770A 1970-07-06 1970-07-06

Publications (1)

Publication Number Publication Date
DE2133660A1 true DE2133660A1 (de) 1972-01-20

Family

ID=21976883

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19712133660 Withdrawn DE2133660A1 (de) 1970-07-06 1971-07-06 Codierer

Country Status (6)

Country Link
US (1) US3678503A (enExample)
JP (1) JPS5648890B1 (enExample)
CA (1) CA953819A (enExample)
DE (1) DE2133660A1 (enExample)
FR (1) FR2098177B1 (enExample)
GB (1) GB1294281A (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3836904A (en) * 1972-12-12 1974-09-17 Robertshaw Controls Co Output encoder and line driver
US3815122A (en) * 1973-01-02 1974-06-04 Gte Information Syst Inc Data converting apparatus
US3848251A (en) * 1973-07-02 1974-11-12 Ibm Logical circuitry for recovering rpm decoded prm recorded data
GB1532444A (en) * 1975-03-26 1978-11-15 Micro Consultants Ltd Synchronising data for digital storage systems
JPS601384U (ja) * 1983-06-17 1985-01-08 国産金属工業株式会社 郵便投入口における開閉蓋の取付装置
US6847312B2 (en) * 2001-03-19 2005-01-25 Kodeos Communications Symmetric line coding
WO2011141049A1 (en) * 2010-05-10 2011-11-17 Verigy (Singapore) Pte. Ltd. Apparatus for determining a number of successive equal bits preceding an edge within a bit stream and apparatus for reconstructing a repetitive bit sequence
CN103154755B (zh) 2010-08-12 2015-04-01 爱德万测试(新加坡)私人有限公司 用于生成参考扫描链测试数据的测试装置、测试系统和方法
CN111897197B (zh) * 2020-08-18 2021-11-16 四川大学 基于双相位编码的傅里叶相位全息图生成方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3452348A (en) * 1965-06-29 1969-06-24 Rca Corp Conversion from self-clocking code to nrz code
US3414894A (en) * 1965-06-29 1968-12-03 Rca Corp Magnetic recording and reproducing of digital information
US3500385A (en) * 1967-07-17 1970-03-10 Ibm Coded data storage and retrieval system

Also Published As

Publication number Publication date
CA953819A (en) 1974-08-27
GB1294281A (en) 1972-10-25
JPS5648890B1 (enExample) 1981-11-18
US3678503A (en) 1972-07-18
FR2098177A1 (enExample) 1972-03-10
FR2098177B1 (enExample) 1975-07-11

Similar Documents

Publication Publication Date Title
DE68923207T2 (de) Schaltung zur Verhinderung eines metastabilen Zustandes.
DE69432587T2 (de) Verzögerungsleitungsseparator für datenbus
DE2608902C3 (de) Code-Wandler-Vorrichtung
EP0190554B1 (de) Verfahren und Schaltungsanordnung zum Umschalten einer taktgesteuerten Einrichtung mit mehreren Betriebszuständen
DE2912268A1 (de) Dekoder-schaltungsanordnung zur dekodierung von digitaler information
DE2460979A1 (de) Verfahren und schaltungsanordnung zur kompensation von impulsverschiebungen bei der magnetischen signalaufzeichnung
DE1499842B2 (de) Einrichtung zurCodeumwandlung eines einfachen NRZ-Signals in ein selbsttaktierendes NRZ-Signal
DE3208240A1 (de) Serien-parallel-umsetzer
DE2459885C2 (de) Schaltung zur Dekodierung eines dynamisch modulierten Signals
DE2133660A1 (de) Codierer
EP0384918A1 (de) Verfahren und Anordnung zum Anpassen eines Taktes an ein plesiochrones Datensignal und zu dessen Abtakten mit dem angepassten Takt
DE3788783T2 (de) Multiplexer für Taktsignale.
DE2514529A1 (de) Digitales dekodiersystem
DE2719309C3 (de) Serielle Datenempfangsvorrichtung
DE19924254C2 (de) Synchronisierschaltung zum Empfangen eines asynchronen Eingangssignals
EP0019821B1 (de) Verfahren und Anordnung zur Übertragung einer Binärfolge
EP0141946B1 (de) Schaltungsanordnung zum Synchronisieren der Flanken von Binärsignalen mit einem Takt
DE2133610A1 (de) Codierer
DE2133567A1 (de) Codierer
EP0042961A2 (de) Verfahren und Anordnung zur Erzeugung von Impulsen vorgegebener Zeitrelation innerhalb vorgegebener Impulsintervalle mit hoher zeitlicher Auflösung
DE1242688B (de) Verfahren zum quaternaeren Kodifizieren von binaeren Signalfolgen
DE1449422A1 (de) Aufzeichnungs-System
DE1499930B2 (de) Schaltung zur beseitigung der phasenverschiebung einzelner informationssignale gegenueber zahlreichen aufeinanderfolgenden, aus einer zweiphasenschrift abgeleiteten auslesesignalen
DE2004377A1 (enExample)
DE2428444A1 (de) Einrichtung zur codierung bzw. decodierung von binaerdaten

Legal Events

Date Code Title Description
OD Request for examination
8126 Change of the secondary classification

Ipc: G11B 5/00

8136 Disposal/non-payment of the fee for publication/grant