DE2102018A1 - Verfahren zur Herstellung einer Halb leiteranordnung - Google Patents

Verfahren zur Herstellung einer Halb leiteranordnung

Info

Publication number
DE2102018A1
DE2102018A1 DE19712102018 DE2102018A DE2102018A1 DE 2102018 A1 DE2102018 A1 DE 2102018A1 DE 19712102018 DE19712102018 DE 19712102018 DE 2102018 A DE2102018 A DE 2102018A DE 2102018 A1 DE2102018 A1 DE 2102018A1
Authority
DE
Germany
Prior art keywords
semiconductor
layer
recess
semiconductor material
polycrystalline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
DE19712102018
Other languages
German (de)
English (en)
Inventor
Else Emmasingel Eindhoven Kooi (Niederlande) HOIl 1 14
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of DE2102018A1 publication Critical patent/DE2102018A1/de
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/019—Manufacture or treatment of isolation regions comprising dielectric materials using epitaxial passivated integrated circuit [EPIC] processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401—Combinations of FETs or IGBTs with BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/84—Combinations of enhancement-mode IGFETs and depletion-mode IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2902—Materials being Group IVA materials
    • H10P14/2905—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/60—Wet etching
    • H10P50/64—Wet etching of semiconductor materials
    • H10P50/642—Chemical etching
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials

Landscapes

  • Weting (AREA)
  • Element Separation (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Recrystallisation Techniques (AREA)
DE19712102018 1970-02-05 1971-01-16 Verfahren zur Herstellung einer Halb leiteranordnung Ceased DE2102018A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7001607A NL7001607A (OSRAM) 1970-02-05 1970-02-05

Publications (1)

Publication Number Publication Date
DE2102018A1 true DE2102018A1 (de) 1971-08-19

Family

ID=19809248

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19712102018 Ceased DE2102018A1 (de) 1970-02-05 1971-01-16 Verfahren zur Herstellung einer Halb leiteranordnung

Country Status (9)

Country Link
JP (1) JPS514912B1 (OSRAM)
BE (1) BE762493A (OSRAM)
CA (1) CA918302A (OSRAM)
CH (1) CH518625A (OSRAM)
DE (1) DE2102018A1 (OSRAM)
FR (1) FR2079263B1 (OSRAM)
GB (1) GB1336480A (OSRAM)
NL (1) NL7001607A (OSRAM)
SE (1) SE357100B (OSRAM)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA952628A (en) * 1963-12-16 1974-08-06 David A. Maxwell Semiconductor structure and method
US3648128A (en) * 1968-05-25 1972-03-07 Sony Corp An integrated complementary transistor circuit chip with polycrystalline contact to buried collector regions

Also Published As

Publication number Publication date
BE762493A (fr) 1971-08-03
NL7001607A (OSRAM) 1971-08-09
GB1336480A (en) 1973-11-07
FR2079263B1 (OSRAM) 1976-05-28
CH518625A (de) 1972-01-31
FR2079263A1 (OSRAM) 1971-11-12
JPS514912B1 (OSRAM) 1976-02-16
SE357100B (OSRAM) 1973-06-12
CA918302A (en) 1973-01-02

Similar Documents

Publication Publication Date Title
DE1514818C3 (OSRAM)
DE1614283C3 (de) Verfahren zum Herstellen einer Halbleiteranordnung
DE1764281C3 (de) Verfahren zum Herstellen einer Halbleitervorrichtung
DE1439935A1 (de) Halbleitereinrichtung und Verfahren zu deren Herstellung
DE2229457B2 (de) Verfahren zum Herstellen eines Halbleiterbauelements
DE1930669A1 (de) Integrierte Halbleiterschaltung und Verfahren zu ihrer Herstellung
DE2149766A1 (de) Halbleiteranordnung und Verfahren zu ihrer Herstellung
DE1696092A1 (de) Verfahren zur Herstellung von Halbleitervorrichtungen unter Anwendung eines selektiven elektrolytischen AEtzverfahrens
DE2235185A1 (de) Monolithische integrierte schaltung
DE1231812B (de) Verfahren zur Herstellung von elektrischen Halbleiterbauelementen nach der Mesa-Diffusionstechnik
DE1589076B2 (de) Verfahren zum Herstellen von Halbleiteranordnungen
DE1929084C3 (de) Ätzlösung für ein Verfahren zum Herstellen eines Halbleiterbauelementes
DE69215956T2 (de) Verfahren zum Herstellen eines Kontakts auf einem Halbleiterbauelement
DE1813130A1 (de) Verfahren zur Herstellung einer Halbleitervorrichtung mit einer Zenerdiode und durch dieses Verfahren hergestellte Halbleitervorrichtung
DE1285625C2 (de) Verfahren zur herstellung eines halbleiterbauelements
DE1464305A1 (de) Halbleitervorrichtung und Verfahren zu ihrer Herstellung
DE2013546A1 (de) Verfahren zur Herstellung isolierter Halbleiterbereiche
DE1769271C3 (de) Verfahren zum Herstellen einer Festkörperschaltung
DE2250989A1 (de) Verfahren zur bildung einer anordnung monolithisch integrierter halbleiterbauelemente
DE1071846B (OSRAM)
DE1908901B2 (de) Verfahren zum herstellen von halbleiterbauelementen unter verwendung einer maske mit einem feinen markierungsmuster
DE2855972A1 (de) Halbleiteranordnung
DE2028632A1 (de) Halbleiterbauelement
DE1292759B (de) Verfahren zum Herstellen einer Zuleitung zu einer diffundierten Halbleiterzone
DE2605281A1 (de) Verfahren zur herstellung einer halbleitervorrichtung

Legal Events

Date Code Title Description
8131 Rejection