DE1771344A1 - Verfahren zum Zertrennen eines Materialstueckes durch Tiefenaetzung - Google Patents
Verfahren zum Zertrennen eines Materialstueckes durch TiefenaetzungInfo
- Publication number
- DE1771344A1 DE1771344A1 DE19681771344 DE1771344A DE1771344A1 DE 1771344 A1 DE1771344 A1 DE 1771344A1 DE 19681771344 DE19681771344 DE 19681771344 DE 1771344 A DE1771344 A DE 1771344A DE 1771344 A1 DE1771344 A1 DE 1771344A1
- Authority
- DE
- Germany
- Prior art keywords
- layer
- gold
- metal layer
- etching
- carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
- C23F1/00—Etching metallic material by chemical means
- C23F1/02—Local etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3085—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/10—Integrated devices
- H10F39/12—Image sensors
- H10F39/191—Photoconductor image sensors
- H10F39/193—Infrared image sensors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Light Receiving Elements (AREA)
- Weting (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US63891567A | 1967-05-16 | 1967-05-16 | |
| US63891467A | 1967-05-16 | 1967-05-16 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE1771344A1 true DE1771344A1 (de) | 1971-11-25 |
Family
ID=27093208
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19681771344 Pending DE1771344A1 (de) | 1967-05-16 | 1968-05-09 | Verfahren zum Zertrennen eines Materialstueckes durch Tiefenaetzung |
Country Status (4)
| Country | Link |
|---|---|
| DE (1) | DE1771344A1 (enExample) |
| FR (1) | FR1567408A (enExample) |
| GB (1) | GB1224562A (enExample) |
| NL (1) | NL6806905A (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL170348C (nl) * | 1970-07-10 | 1982-10-18 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een tegen dotering en tegen thermische oxydatie maskerend masker wordt aangebracht, de door de vensters in het masker vrijgelaten delen van het oppervlak worden onderworpen aan een etsbehandeling voor het vormen van verdiepingen en het halfgeleiderlichaam met het masker wordt onderworpen aan een thermische oxydatiebehandeling voor het vormen van een oxydepatroon dat de verdiepingen althans ten dele opvult. |
| US3989946A (en) * | 1975-03-31 | 1976-11-02 | Texas Instruments Incorporated | Arrays for infrared image detection |
| FR2359511A1 (fr) * | 1976-07-20 | 1978-02-17 | Philips Nv | Procede pour la fabrication de plusieurs elements de detection de rayonnement infrarouge |
| NL7800583A (nl) * | 1978-01-18 | 1979-07-20 | Philips Nv | Werkwijze voor het vervaardigen van een in- richting en inrichting vervaardigd met behulp van de werkwijze. |
| GB2027556B (en) * | 1978-07-31 | 1983-01-19 | Philips Electronic Associated | Manufacturing infra-red detectors |
| GB2206443A (en) * | 1987-06-08 | 1989-01-05 | Philips Electronic Associated | A method of manufacturing a semiconductor device |
| EP0903780A3 (en) * | 1997-09-19 | 1999-08-25 | Texas Instruments Incorporated | Method and apparatus for a wire bonded package for integrated circuits |
-
1968
- 1968-04-24 GB GB09374/68A patent/GB1224562A/en not_active Expired
- 1968-05-06 FR FR1567408D patent/FR1567408A/fr not_active Expired
- 1968-05-09 DE DE19681771344 patent/DE1771344A1/de active Pending
- 1968-05-16 NL NL6806905A patent/NL6806905A/xx unknown
Also Published As
| Publication number | Publication date |
|---|---|
| FR1567408A (enExample) | 1969-05-16 |
| GB1224562A (en) | 1971-03-10 |
| NL6806905A (enExample) | 1968-11-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69204327T2 (de) | Laserdioden-Array. | |
| DE2801987C3 (de) | Thermoschreibkopf für thermoelektrische Schnelldrucker und Verfahren zu seiner Herstellung | |
| DE2142146C3 (de) | Verfahren zum gleichzeitigen Herstellen mehrerer Halbleiterbauelemente | |
| DE2063579C3 (de) | Codierbare Halbleiteranordnung | |
| DE2919114A1 (de) | Photovoltaische zellen in feldanordnung und verfahren zur herstellung derselben | |
| DE2554398A1 (de) | Lichtemissionsdiodenelement und -anordnung | |
| DE2713298B2 (de) | Halbleiterlaser | |
| DE102005003477A1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung mit Elektroden an Haupt- und Rückseiten eines Halbleiterchips | |
| DE2315711A1 (de) | Verfahren zum kontaktieren von in einem halbleiterkoerper untergebrachten integrierten schaltungen mit hilfe eines ersten kontaktierungsrahmens | |
| DE2823973A1 (de) | Verfahren zur herstellung eines halbleiters und nach diesem verfahren hergestellter halbleiter | |
| DE3509441C2 (de) | Halbleiterlaser-Chip | |
| DE2340142A1 (de) | Verfahren zum herstellen von halbleiteranordnungen | |
| DE69029936T2 (de) | Diodenmatrixtrennung | |
| DE2839044A1 (de) | Halbleiterbauelement mit schottky- sperrschichtuebergang | |
| DE1771344A1 (de) | Verfahren zum Zertrennen eines Materialstueckes durch Tiefenaetzung | |
| CH638641A5 (de) | Halbleiterbauelement, verfahren zu dessen herstellung und verwendung des halbleiterbauelements. | |
| DE3643898A1 (de) | Verfahren zur bildung eines leitfaehigen musters auf einer halbleiteroberflaeche | |
| DE1521414C3 (de) | Verfahren zum Aufbringen von nebeneinander liegenden, durch einen engen Zwischenraum voneinander getrennten Metallschichten auf eine Unterlage | |
| DE1909480A1 (de) | Halbleiterbauelement und Verfahren zu seiner Herstellung | |
| DE2039027C3 (de) | Halbleiteranordnung mit einem Träger aus Isoliermaterial, einem Halbleiterbauelement und einem Anschlußfleck | |
| DE3234925C2 (enExample) | ||
| DE2608813C3 (de) | Niedrigsperrende Zenerdiode | |
| DE3328899C2 (de) | Photovoltaische Zelle | |
| DE2610539A1 (de) | Halbleiterbauelement mit elektrischen kontakten und verfahren zur herstellung solcher kontakte | |
| DE1761740C3 (de) | Verfahren zur Herstellung integrierter Halbleiterschaltungen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OHW | Rejection |