DE1209212B - Verfahren zum Herstellen eines Halbleiterbauelements - Google Patents

Verfahren zum Herstellen eines Halbleiterbauelements

Info

Publication number
DE1209212B
DE1209212B DES86760A DES0086760A DE1209212B DE 1209212 B DE1209212 B DE 1209212B DE S86760 A DES86760 A DE S86760A DE S0086760 A DES0086760 A DE S0086760A DE 1209212 B DE1209212 B DE 1209212B
Authority
DE
Germany
Prior art keywords
semiconductor
treatment liquid
treatment
semiconductor body
vapors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DES86760A
Other languages
German (de)
English (en)
Inventor
Dr-Ing Reimer Emeis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from AT688062A external-priority patent/AT237751B/de
Application filed by Siemens AG filed Critical Siemens AG
Publication of DE1209212B publication Critical patent/DE1209212B/de
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/24Alloying of impurity materials, e.g. doping materials, electrode materials, with a semiconductor body
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B28WORKING CEMENT, CLAY, OR STONE
    • B28DWORKING STONE OR STONE-LIKE MATERIALS
    • B28D5/00Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23FNON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00Etching metallic material by chemical means
    • C23F1/10Etching compositions
    • C23F1/12Gaseous compositions
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23FNON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F4/00Processes for removing metallic material from surfaces, not provided for in group C23F1/00 or C23F3/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49204Contact or terminal manufacturing
    • Y10T29/49208Contact or terminal manufacturing by assembling plural parts
    • Y10T29/4921Contact or terminal manufacturing by assembling plural parts with bonding
    • Y10T29/49211Contact or terminal manufacturing by assembling plural parts with bonding of fused material
    • Y10T29/49213Metal

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Weting (AREA)
  • ing And Chemical Polishing (AREA)
  • Silicon Compounds (AREA)
DES86760A 1962-06-19 1963-08-16 Verfahren zum Herstellen eines Halbleiterbauelements Pending DE1209212B (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DES0079972 1962-06-19
AT688062A AT237751B (de) 1962-08-28 1962-08-28 Verfahren zur Herstellung eines Halbleiterbauelementes

Publications (1)

Publication Number Publication Date
DE1209212B true DE1209212B (de) 1966-01-20

Family

ID=25603393

Family Applications (1)

Application Number Title Priority Date Filing Date
DES86760A Pending DE1209212B (de) 1962-06-19 1963-08-16 Verfahren zum Herstellen eines Halbleiterbauelements

Country Status (5)

Country Link
US (1) US3268975A (US07534539-20090519-C00280.png)
BE (1) BE633796A (US07534539-20090519-C00280.png)
CH (1) CH409574A (US07534539-20090519-C00280.png)
DE (1) DE1209212B (US07534539-20090519-C00280.png)
GB (1) GB1019332A (US07534539-20090519-C00280.png)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6018192A (en) * 1998-07-30 2000-01-25 Motorola, Inc. Electronic device with a thermal control capability

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1040135B (de) * 1956-10-27 1958-10-02 Siemens Ag Verfahren zur Herstellung von Halbleiteranordnungen aus Silicium od. dgl. durch Anwendung eines chemischen AEtzvorganges an der Stelle des p-n-UEberganges
DE1044287B (de) * 1954-03-10 1958-11-20 Sylvania Electric Prod Legierungsverfahren zur Herstellung von Halbleiter-anordnungen mit p-n-UEbergaengen
DE1149222B (de) * 1961-08-15 1963-05-22 Licentia Gmbh Vorrichtung zum AEtzen von Halbleiterkoerpern

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2364501A (en) * 1941-04-04 1944-12-05 Bliley Electric Company Piezoelectric crystal apparatus
US2462218A (en) * 1945-04-17 1949-02-22 Bell Telephone Labor Inc Electrical translator and method of making it
US2719373A (en) * 1952-05-27 1955-10-04 Univis Lens Co Apparatus for etching surfaces
DE966879C (de) * 1953-02-21 1957-09-12 Standard Elektrik Ag Verfahren zur Reinigung und/oder Abtragung von Halbleitermaterial, insbesondere von Germanium- und Siliziumsubstanz
US3079254A (en) * 1959-01-26 1963-02-26 George W Crowley Photographic fabrication of semiconductor devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1044287B (de) * 1954-03-10 1958-11-20 Sylvania Electric Prod Legierungsverfahren zur Herstellung von Halbleiter-anordnungen mit p-n-UEbergaengen
DE1040135B (de) * 1956-10-27 1958-10-02 Siemens Ag Verfahren zur Herstellung von Halbleiteranordnungen aus Silicium od. dgl. durch Anwendung eines chemischen AEtzvorganges an der Stelle des p-n-UEberganges
DE1149222B (de) * 1961-08-15 1963-05-22 Licentia Gmbh Vorrichtung zum AEtzen von Halbleiterkoerpern

Also Published As

Publication number Publication date
CH409574A (de) 1966-03-15
US3268975A (en) 1966-08-30
BE633796A (US07534539-20090519-C00280.png)
GB1019332A (en) 1966-02-02

Similar Documents

Publication Publication Date Title
DE2822901C2 (de) Verfahren zum Herstellen von Halbleiterbauelementen
CH647265A5 (de) Verfahren zur herstellung schuetzender oxidschichten.
DE2903080A1 (de) Verfahren zur ausbildung einer aluminiumueberzugsschicht auf einem eisenlegierungswerkstueck
DE2429226A1 (de) Verfahren zur herstellung eines hydrophilen ueberzugs auf einer aluminiumoberflaeche
DE1209212B (de) Verfahren zum Herstellen eines Halbleiterbauelements
DE1252035B (US07534539-20090519-C00280.png)
DE2239145A1 (de) Verfahren zur behandlung von halbleitermaterialien aus iii-v-verbindungen
DE1546025A1 (de) Verfahren zur Herstellung einer Oxydschicht auf einem Halbleiterkoerper aus Germanium oder einer AIIIBV-Verbindung
DE1044287B (de) Legierungsverfahren zur Herstellung von Halbleiter-anordnungen mit p-n-UEbergaengen
DE2560537C1 (de) Diffusionsueberzugsverfahren
DE1186950C2 (de) Verfahren zum entfernen von unerwuenschten metallen aus einem einen pn-uebergang aufweisenden silicium-halbleiterkoerper
DE2121975A1 (de) Verfahren zur Ehminierung von Ein flüssen von Verunreinigungen in Kohlen stoffkorpern
DE1913616C3 (de) Verfahren zum Ätzen einer an einem Halter angebrachten Halbleiterscheibe
DE3925346A1 (de) Verfahren zum hartloeten von gegenstaenden, die aluminium enthalten
AT237751B (de) Verfahren zur Herstellung eines Halbleiterbauelementes
DE1184423B (de) Verfahren zum Herstellen einer Schutzschicht auf einem Halbleiterbauelement
DE2452865A1 (de) Verfahren zur stabilisierung von aluminium und stabilisierungsloesung zur durchfuehrung des verfahrens
DE2538119C2 (de) Einkapselung oder Lötverbindung aus Glaslot mit chemisch passivierter Oberfläche und Verfahren zur Herstellung der dabei aufzubringenden Schicht
DE1514106C (de) Verfahren zur Herstellung von Halblei teranordnungen
AT200622B (de) Verfahren zur Herstellung eines Überzuges an der Oberfläche eines Halbleiterkörpers
DE1567779A1 (de) Verfahren zum Behandeln einer Siliciumdioxydoberflaeche eines Halbleiterbauelementes
DE1137279B (de) Verfahren und Vorrichtung zum Beschichten von Gegenstaenden mit Ga, Ge, In
DE358062C (de) Verfahren zur Herstellung von Legierungen
DE1913616B2 (de) Verfahren zum aetzen einer an einem halter angebrachten halbleiterscheibe
DE639783C (de) Verfahren zum Formieren von Dochtelektroden, die aus pulverisiertem reinen Wolfram oder einem aehnlichen Metall durch schwache Sinterung hergestellt werden, fuer Quecksilberdampfentladungsapparate