CS165090A2 - Method of semiconductor device production - Google Patents

Method of semiconductor device production Download PDF

Info

Publication number
CS165090A2
CS165090A2 CS901650A CS165090A CS165090A2 CS 165090 A2 CS165090 A2 CS 165090A2 CS 901650 A CS901650 A CS 901650A CS 165090 A CS165090 A CS 165090A CS 165090 A2 CS165090 A2 CS 165090A2
Authority
CS
Czechoslovakia
Prior art keywords
silicon
layer
region
doped
area
Prior art date
Application number
CS901650A
Other languages
Czech (cs)
English (en)
Inventor
Henticus Godefridus Rafae Maas
Es Roland Artur Van
Der Velden Johannes Wilhel Van
Peter Henricus Kranen
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of CS165090A2 publication Critical patent/CS165090A2/cs

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234Bipolar junction transistors [BJT]
    • H01L29/66272Silicon vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28525Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising semiconducting material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3215Doping the layers
    • H01L21/32155Doping polycristalline - or amorphous silicon layers
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/01Bipolar transistors-ion implantation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/011Bipolar transistors
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/096Lateral transistor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/911Differential oxidation and etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Bipolar Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
CS901650A 1989-04-05 1990-04-03 Method of semiconductor device production CS165090A2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8907610A GB2230134A (en) 1989-04-05 1989-04-05 A method of manufacturing a semiconductor device

Publications (1)

Publication Number Publication Date
CS165090A2 true CS165090A2 (en) 1991-09-15

Family

ID=10654464

Family Applications (1)

Application Number Title Priority Date Filing Date
CS901650A CS165090A2 (en) 1989-04-05 1990-04-03 Method of semiconductor device production

Country Status (8)

Country Link
US (1) US4981806A (de)
EP (1) EP0391479B1 (de)
JP (1) JPH0648690B2 (de)
KR (1) KR900017203A (de)
CS (1) CS165090A2 (de)
DE (1) DE69013551T2 (de)
GB (1) GB2230134A (de)
RU (1) RU1830156C (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE58909822D1 (de) * 1989-05-11 1997-11-27 Siemens Ag Verfahren zur Herstellung einer integrierten Schaltungsstruktur mit einem lateralen Bipolartransistor
US6309975B1 (en) 1997-03-14 2001-10-30 Micron Technology, Inc. Methods of making implanted structures
US6327744B1 (en) 1998-07-30 2001-12-11 Industrial Door Co., Inc. Roll-up door counterbalancing apparatus and method
US8126530B2 (en) 2009-10-26 2012-02-28 Ethicon, Inc. Offset electrode
US8810005B1 (en) 2013-03-01 2014-08-19 International Business Machines Corporation Bipolar device having a monocrystalline semiconductor intrinsic base to extrinsic base link-up region
US8946861B2 (en) 2013-06-11 2015-02-03 International Business Machines Corporation Bipolar device having a monocrystalline semiconductor intrinsic base to extrinsic base link-up region

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4338138A (en) * 1980-03-03 1982-07-06 International Business Machines Corporation Process for fabricating a bipolar transistor
US4378630A (en) * 1980-05-05 1983-04-05 International Business Machines Corporation Process for fabricating a high performance PNP and NPN structure
JPS5864044A (ja) * 1981-10-14 1983-04-16 Toshiba Corp 半導体装置の製造方法
EP0147249B1 (de) * 1983-09-19 1989-01-18 Fairchild Semiconductor Corporation Verfahren zum Herstellen von Transistorstrukturen mit durch isolierende Schichten begrenzten Übergängen und so hergestellte Strukturen
JPH0618198B2 (ja) * 1984-02-15 1994-03-09 株式会社日立製作所 半導体装置
US4703554A (en) * 1985-04-04 1987-11-03 Texas Instruments Incorporated Technique for fabricating a sidewall base contact with extrinsic base-on-insulator
JPH0691098B2 (ja) * 1985-04-08 1994-11-14 株式会社日立製作所 半導体装置
US4674173A (en) * 1985-06-28 1987-06-23 Texas Instruments Incorporated Method for fabricating bipolar transistor
US4887145A (en) * 1985-12-04 1989-12-12 Hitachi, Ltd. Semiconductor device in which electrodes are formed in a self-aligned manner
NL8700640A (nl) * 1987-03-18 1988-10-17 Philips Nv Halfgeleiderinrichting en werkwijze ter vervaardiging daarvan.

Also Published As

Publication number Publication date
RU1830156C (ru) 1993-07-23
JPH02295129A (ja) 1990-12-06
EP0391479A2 (de) 1990-10-10
DE69013551D1 (de) 1994-12-01
JPH0648690B2 (ja) 1994-06-22
GB2230134A (en) 1990-10-10
DE69013551T2 (de) 1995-05-11
EP0391479A3 (de) 1991-08-28
KR900017203A (ko) 1990-11-15
US4981806A (en) 1991-01-01
GB8907610D0 (en) 1989-05-17
EP0391479B1 (de) 1994-10-26

Similar Documents

Publication Publication Date Title
JP3029653B2 (ja) 半導体装置の製造方法
US3936858A (en) MOS transistor structure
US4945070A (en) Method of making cmos with shallow source and drain junctions
US5312766A (en) Method of providing lower contact resistance in MOS transistors
US5780350A (en) MOSFET device with improved LDD region and method of making same
US5296387A (en) Method of providing lower contact resistance in MOS transistor structures
US5296386A (en) Method of providing lower contact resistance in MOS transistor structures
CS165090A2 (en) Method of semiconductor device production
JP2895845B2 (ja) 半導体装置においてポリシリコンゲートとポリシリコンエミッタとを同時に形成する方法
US6406952B2 (en) Process for device fabrication
GB2036431A (en) Double diffused transistor structure
JP3328600B2 (ja) バイポーラ及びbicmosデバイスの作製プロセス
US5763316A (en) Substrate isolation process to minimize junction leakage
JP3142125B2 (ja) 半導体装置
US5151382A (en) Method of manufacturing a semiconductor device by maskless pn junction isolation means
US4653173A (en) Method of manufacturing an insulated gate field effect device
KR100187680B1 (ko) 반도체 소자의 제조방법
US6238958B1 (en) Method for forming a transistor with reduced source/drain series resistance
TW513755B (en) Manufacture method of semiconductor device with self-aligned inter-well isolation
JPH0248146B2 (de)
JP3373839B2 (ja) 半導体装置
JP3244066B2 (ja) 半導体装置の製造方法
JPH10321544A (ja) 半導体装置の製造方法
JPS6189667A (ja) 半導体装置の製造方法
CS164990A2 (en) Method of semiconductor device production