CN204303814U - 一种不规则芯片封装结构 - Google Patents

一种不规则芯片封装结构 Download PDF

Info

Publication number
CN204303814U
CN204303814U CN201420780683.2U CN201420780683U CN204303814U CN 204303814 U CN204303814 U CN 204303814U CN 201420780683 U CN201420780683 U CN 201420780683U CN 204303814 U CN204303814 U CN 204303814U
Authority
CN
China
Prior art keywords
chip
substrate
packaging material
plastic packaging
irregular
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201420780683.2U
Other languages
English (en)
Inventor
梁志忠
王孙艳
王亚琴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changjiang Electronics Technology Chuzhou Co Ltd
Original Assignee
Changjiang Electronics Technology Chuzhou Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Changjiang Electronics Technology Chuzhou Co Ltd filed Critical Changjiang Electronics Technology Chuzhou Co Ltd
Priority to CN201420780683.2U priority Critical patent/CN204303814U/zh
Application granted granted Critical
Publication of CN204303814U publication Critical patent/CN204303814U/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Buffer Packaging (AREA)

Abstract

本实用新型涉及一种不规则芯片封装结构,它包括基板(1)和芯片(2),所述芯片(2)包括一正面、一背面和四侧面,所述芯片(2)四侧面为倾斜面或圆弧面,所述芯片(2)背面通过装片胶(3)粘结到基板(1)上,所述装片胶(3)延伸至芯片(2)侧面,所述芯片(2)正面与基板(1)表面之间通过金属线(4)相连接,所述芯片(2)周围填充有塑封料(5)。本实用新型一种不规则芯片封装结构,芯片侧面切割成与水平面呈夹角,增加了芯片与四周塑封料之间的接触面积,装片胶易于爬上芯片侧面,增强两者的结合强度,受热时可以通过装片胶的缓冲作用缓减芯片与塑封料之间应力拉扯的现象,保护芯片以及周围塑封料不易破裂。

Description

一种不规则芯片封装结构
技术领域
本实用新型涉及一种不规则芯片封装结构,属于半导体封装技术领域。
背景技术
现有的封装芯片都是切割成正规的长方体形状,芯片侧面与水平面垂直,装片后装片胶只能聚集在芯片底部与基板粘结,芯片、基板与塑封料之间的热膨胀系数不一致,受热的时候三者由于热膨胀系数的差异性,在芯片周围会产生应力集中点,芯片与基板之间有装片胶的缓冲,所以应力会缓减,不会影响芯片与基板的结合,但是芯片周围与塑封料的结合处没有缓冲材料,由于应力拉扯的作用芯片周围塑封料会出现破裂的情况。
发明内容
本实用新型的目的在于克服上述不足,提供一种不规则芯片封装结构,其芯片侧面切割成倾斜面,装片时装片胶能爬上芯片侧面,在受热的时候,装片胶在芯片、基板以及塑封料之间作一个缓冲材料,避免出现由于热膨胀系数的差异在芯片四周应力集中的现象,保护芯片以及周围塑封料不破损,提高了生产良率。
本实用新型的目的是这样实现的:一种不规则芯片封装结构,它包括基板和芯片,所述芯片包括一正面、一背面和四侧面,所述芯片四侧面为倾斜面或圆弧面,所述芯片背面通过装片胶粘结到基板上,所述装片胶延伸至芯片侧面,所述芯片正面与基板表面之间通过金属线相连接,所述芯片周围填充有塑封料。
所述芯片侧面形状由不同形状的切割刀通过一次或两次切割形成。
与现有技术相比,本实用新型具有以下有益效果:
本实用新型一种不规则芯片封装结构,芯片侧面切割成与水平面呈夹角,增加了芯片与四周塑封料之间的接触面积,且装片时,由于芯片侧面为斜面,装片胶易于爬上芯片侧面,增强两者的结合强度,受热时可以通过装片胶的缓冲作用缓减芯片与塑封料之间应力拉扯的现象,保护芯片以及周围塑封料不易破裂。
附图说明
图1为本实用新型一种不规则芯片封装结构的示意图。
图2、图3为芯片切割形状的其他两种实施例图。
其中:
基板1
芯片2
装片胶3
金属线4
塑封料5。
具体实施方式
参见图1~图3,本实用新型一种不规则芯片封装结构,它包括基板1和芯片2,所述芯片2包括一正面、一背面和四侧面,所述芯片2四侧面为倾斜面、圆弧面或其他不规则形状,所述芯片2背面通过装片胶3粘结到基板1上,所述装片胶3延伸至芯片2侧面,所述芯片2正面与基板1表面之间通过金属线4相连接,所述芯片2周围填充有塑封料5。
所述芯片2侧面形状由不同形状的切割刀通过一次或两次切割形成。

Claims (2)

1.一种不规则芯片封装结构,其特征在于:它包括基板(1)和芯片(2),所述芯片(2)包括一正面、一背面和四侧面,所述芯片(2)四侧面为倾斜面或圆弧面,所述芯片(2)背面通过装片胶(3)粘结到基板(1)上,所述装片胶(3)延伸至芯片(2)侧面,所述芯片(2)正面与基板(1)表面之间通过金属线(4)相连接,所述芯片(2)周围填充有塑封料(5)。
2.根据权利要求1所述的一种不规则芯片封装结构,其特征在于:所述芯片(2)侧面形状通过一次或两次切割形成。
CN201420780683.2U 2014-12-12 2014-12-12 一种不规则芯片封装结构 Active CN204303814U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420780683.2U CN204303814U (zh) 2014-12-12 2014-12-12 一种不规则芯片封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420780683.2U CN204303814U (zh) 2014-12-12 2014-12-12 一种不规则芯片封装结构

Publications (1)

Publication Number Publication Date
CN204303814U true CN204303814U (zh) 2015-04-29

Family

ID=53109332

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420780683.2U Active CN204303814U (zh) 2014-12-12 2014-12-12 一种不规则芯片封装结构

Country Status (1)

Country Link
CN (1) CN204303814U (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105304587A (zh) * 2015-11-20 2016-02-03 江阴长电先进封装有限公司 一种提高芯片可靠性的封装结构及其圆片级制作方法
CN106531700A (zh) * 2016-12-06 2017-03-22 江阴长电先进封装有限公司 一种芯片封装结构及其封装方法
CN111564417A (zh) * 2020-05-22 2020-08-21 甬矽电子(宁波)股份有限公司 一种ic封装结构和ic封装方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105304587A (zh) * 2015-11-20 2016-02-03 江阴长电先进封装有限公司 一种提高芯片可靠性的封装结构及其圆片级制作方法
CN106531700A (zh) * 2016-12-06 2017-03-22 江阴长电先进封装有限公司 一种芯片封装结构及其封装方法
CN106531700B (zh) * 2016-12-06 2019-05-28 江阴长电先进封装有限公司 一种芯片封装结构及其封装方法
CN111564417A (zh) * 2020-05-22 2020-08-21 甬矽电子(宁波)股份有限公司 一种ic封装结构和ic封装方法

Similar Documents

Publication Publication Date Title
CN204303814U (zh) 一种不规则芯片封装结构
TW200727442A (en) Semiconductor device and method of manufacturing the same
CN202977409U (zh) 防水引线框架
CN201829489U (zh) 芯片区压边集成电路引线框架
CN104241503A (zh) 一种led smd支架防潮结构设计方法
WO2012067428A3 (ko) 3족 질화물 반도체 발광소자
CN102184907A (zh) To3p防水密封引线框架
CN204666274U (zh) 纳米陶瓷封装耐震铂热电阻
CN103490001A (zh) 一种离散型emc封装的led引线框架
CN204280081U (zh) 自动包装机用缓冲装置
CN204946926U (zh) 一种新型倒装led灯珠
CN205799746U (zh) 一种防缩边的冲切刀口
CN202535318U (zh) 一种微型声表面波滤波器基板封装结构
CN202651103U (zh) 压焊区带凸起或凹槽的引线框结构
CN203733782U (zh) 一种to-220hf防水密封引线框架
CN202003987U (zh) 具有防水槽结构的裸铜框架
CN204361083U (zh) 一种针脚直插式产品封装结构
CN202259266U (zh) 新型有基岛预填塑封料引线框结构
CN204271074U (zh) 一种多层陶瓷封装同步动态随机存储器
CN202523761U (zh) Led封装结构
CN102324411A (zh) 新型无基岛预填塑封料引线框结构
CN105552111A (zh) 一种硅整流二极管
CN201829491U (zh) 塑封增强型三极管引线框架
CN208509411U (zh) 电子元件封装管
CN205069626U (zh) 单载片集成封装电路

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant