CN1577826A - 半导体装置及混合集成电路装置 - Google Patents

半导体装置及混合集成电路装置 Download PDF

Info

Publication number
CN1577826A
CN1577826A CNA2004100617046A CN200410061704A CN1577826A CN 1577826 A CN1577826 A CN 1577826A CN A2004100617046 A CNA2004100617046 A CN A2004100617046A CN 200410061704 A CN200410061704 A CN 200410061704A CN 1577826 A CN1577826 A CN 1577826A
Authority
CN
China
Prior art keywords
lead
general
integrated circuit
substrate
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2004100617046A
Other languages
English (en)
Other versions
CN100346476C (zh
Inventor
落合公
武真人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Components Industries LLC
Original Assignee
Northeast Sanyo Semi-Conductive Co Ltd
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=34187786&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=CN1577826(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Northeast Sanyo Semi-Conductive Co Ltd, Sanyo Electric Co Ltd filed Critical Northeast Sanyo Semi-Conductive Co Ltd
Publication of CN1577826A publication Critical patent/CN1577826A/zh
Application granted granted Critical
Publication of CN100346476C publication Critical patent/CN100346476C/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45015—Cross-sectional shape being circular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10659—Different types of terminals for the same component, e.g. solder balls combined with leads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3421—Leaded components
    • H05K3/3426—Leaded components characterised by the leads

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

一种半导体装置及混合集成电路装置。目前难于有效地使树脂模制的半导体元件产生的热量排放，该半导体元件会因热应力而损坏。在本发明中，具有连结在岛23的通用引线24M等，通用引线24M等的一部分自树脂密封体31露出。露出的通用引线24M等具有连结部30，在固定安装半导体装置32时，通用引线24M等通过号疗5桥接。由此，固定安装在岛23上面的集成电路芯片22产生的热量通过通用引线24M等排放到树脂密封体31的外部。此时，在本发明中，通过增大通用引线24M等的表面积，可进一步提高散热性能。

Description

半导体装置及混合集成电路装置
技术领域
本发明涉及使用具有单独引线及通用引线的引线架的半导体装置，特别是涉及为提高散热效果而在通用引线的外侧部分设置连结部，并用焊料(焊锡等)桥接通用引线的半导体装置。
背景技术
最近，为了对应电子设备的小型化，正在追求半导体装置的高密度化。为此，将把各种电路LSI化的集成电路芯片安装在引线架上，并用树脂密封该引线架上的集成电路芯片。
参照图8～10说明现有半导体装置。
图8是安装有集成电路芯片的现有引线架的平面图。图9是使用该引线架的半导体装置的立体图。图10是将使用该引线架的半导体装置固定安装在印刷线路板上的图。
如图8所示，引线架1具有安装集成电路芯片2的岛3和构成外部电极端子的多个引线4A、4B、4C...、5A、5B、5C...，引线4A等以一定间隔排列为DIP状。
在引线架1的岛3上安装有集成电路芯片2。设在集成电路芯片2上的各电极6A、6B、6C...、7A、7B、7C...和引线4A等由金属细线8A、8B、8C...、9A、9B、9C...连接。
如图9所示，树脂密封体10形成为引线4A等的外侧部分露出外部，完成半导体装置11。
如图10所示，在半导体装置11中，引线4A等的前端部利用焊料(焊锡等)安装在印刷线路板12上的印刷配线14A、14B、14C等上。
专利文献1：特开2001-24001号公报
如上所述，在半导体装置中，由于集成电路芯片逐年大型化，甚至电力电路也被集成化了，故集成电路芯片等产生的热量有可能使集成电路芯片、半导体装置热损坏。因此，必须提高半导体装置的散热性能，但由于集成电路芯片和固定安装该集成电路芯片的岛由树脂模制为一体，故存在不能充分散热的问题。另外，由于引线架的多针化，使引线架变薄，阻碍散热性能。
发明内容
鉴于上述问题，本发明提供一种半导体装置，其包括：岛，其固定安装半导体元件；多个单独引线，其前端部延伸设置到该岛的附近；多个通用引线，其连结在所述岛上；树脂密封体，其用树脂模制所述半导体元件、所述岛、所述单独引线及所述通用引线，在自所述树脂密封体露出的所述通用引线上设有连结部。利用该结构，通过与岛连结的通用引线，可提高树脂密封体向外部的散热性能。
在本发明中，提供一种混合集成电路装置，其包括：导电图案，其至少设于混合集成电路衬底的表面上；半导体元件或无源元件，其固定安装在所述导电图案上；引线，其与所述导电图案连接，并形成输出或输入，延伸设置在外部；树脂密封体，其由利用传递模模制覆盖所述衬底的至少表面的热硬性树脂构成，所述引线在自所述树脂密封体露出的区域具有利用连结部连结的通用引线。利用该结构，即使在由传递模模制混合集成电路衬底的混合集成电路装置中，也可以提高树脂密封体向外部的散热性能。
附图说明
图1是说明用于本发明实施例1的半导体装置的引线架的平面图；
图2是说明本发明实施例1的半导体装置的立体图；
图3是说明将本发明实施例1的半导体装置固定安装在印刷线路板上的状况的立体图；
图4是将本发明实施例1的半导体装置固定安装在印刷线路板上的状况的局部放大立体图；
图5是说明本发明实施例2的混合集成电路衬底的(A)剖面图，(B)平面图；
图6是说明本发明实施例2的混合集成电路装置的(A)剖面图，(B)平面图；
图7是说明本发明实施例2的混合集成电路装置的立体图；
图8是说明用于现有半导体装置的引线架的平面图；’
图9是说明现有半导体装置的立体图；
图10是说明将现有半导体装置固定安装在印刷线路板上的状况的立体图。
具体实施方式
首先参照附图1～4说明实施例1的本发明的半导体装置。图2是说明本实施例的半导体装置的立体图；图3是说明将本实施例的半导体装置固定安装在印刷线路板上的状况的立体图；图4是将本实施例的半导体装置固定安装在印刷线路板上的状况的局部放大立体图；
如图1所示，引线架21包括安装集成电路芯片22的岛23和构成外部电极端子的多个单独引线24A、24B、24C...、25A、25B、25C...以及连结在岛23上的多个通用引线24M、24N、24P、24Q、25M、25N、25P、25Q。
岛23位于引线架21的中央。在岛23的两侧，以一定间隔DIP状排列多个单独引线24A等和通用引线24M等。在通用引线24M等中，一端连结在岛23，另一端作为外侧部向岛23的外侧延伸设置。通用引线24等与岛23的两侧的列的中央邻接排列。单独引线24A等分别以相同数量排列在通用引线24M等的两侧。
在本实施例中，由连结部30连接通用引线24M等的外侧部分。通常通用引线24M等和单独引线24A等引线间由连杆29连结，阻止树脂模制时树脂的泄漏。在本实施例中，在连杆29和通用引线24M等的前端的中间位置设置连结部30。通用引线24M等一端连结在岛23上，故电位为通用电位(接地电位)，即使设置连结部30也不会产生使用上的问题。
在上述引线架21的岛23上使用银膏等导电性粘接剂固定安装有集成电路芯片22。设于集成电路芯片22的多个电极26A、26B、26C...、27A、27B、27C...和单独引线24A等由金属细线28连接。接地电位的电极26M、26N...、27M、27N...与通用引线24M等由金属细线28连接。
然后，进行传递模模制，用树脂覆盖引线架21、集成电路芯片22和各引线的内部部分，形成树脂密封体31。另外，连杆29在模制后切断除去，单独引线24A等电气独立。因此，通用引线24M等形成由连结部30连结的状态。
如图2所示，在树脂密封体31的两侧突出的单独引线24A等及通用引线24M等分别弯曲整形，形成鸥翼形。此时，连结部30位于通用引线24M等的垂直部分。
如图3所示，在完成的半导体装置32中，自树脂密封体31露出的单独引线24A等及通用引线24M等利用焊料(焊锡等)固定安装在印刷线路板33的对应印刷配线34A、34B、34C...上。
如图4所示，固定安装时，在由连结部30连结的通用引线24M等中，在弯曲部附着大量导电性粘接剂例如焊料(焊锡等)35。然后通过介由连结部30将焊料(焊锡等)35附着在引线间的空间，对通用引线24M等进行桥接。这利用焊料(焊锡等)35的表面张力实现。在通用引线24M中，引线间由焊料(焊锡等)35充填，作为一个大的引线起作用。
根据该结构，通用引线24M等表面积增大且较厚地形成。因此，集成电路芯片22产生的热量自岛23向由焊料(焊锡等)35桥接的通用引线24M等传递。然后，产生的热量向树脂密封体31的外部散热。
根据实际实验的结果可知，用连结部30连结通用引线24M等的结构，与不设连结部30的现有结构相比，散热效果达到两倍以上。
下面参照图5～图7说明实施例2的本发明的混合集成电路装置。图5(A)是说明本实施例的混合集成电路衬底的剖面图，图5(B)是说明本实施例的混合集成电路衬底的平面图。
如图5(A)所示，混合集成电路衬底41考虑到安装在衬底41上的半导体元件等产生的热量，采用散热性能好的衬底。在本实施例中，就使用铝(以下称A1)衬底41的情况进行说明。另外，虽然在本实施例中使用Al衬底作为衬底41，但不必特别限定。
例如使用印刷线路板、陶瓷衬底、金属衬底等作为衬底41也可以实现本实施例。且作为金属衬底也可使用Cu衬底、Fe衬底、Fe-Ni衬底或AlN(氮化铝)衬底等。
衬底41表面进行阳极氧化，其上在整面上还形成有绝缘性好的例如环氧树脂构成的绝缘树脂42。
然后，在该树脂42上形成由Cu箔构成的导电通路43a。在导电通路43a上通过导电性材料例如焊料(焊锡等)50安装有功率晶体管、小信号晶体管或IC等有源元件45和片状电阻、片状电容等无源元件46。另外，有源元件45等也可用银膏等电连接。在IC等有源元件45面朝上安装的情况下，利用金属细线47连接IC等的电极和导电通路43a。设于衬底41的外周部的外部连接用端子48通过焊料(焊锡等)50等连接由Cu或Fe-Ni等导电性部件构成的外部引线49。
如图5(B)所示，在衬底41上形成有导电通路43a。
通过在衬底41的近旁部位用连杆44连结外部引线49，阻止树脂模制时树脂的漏泄。外部引线49的一部分在连杆44和外部引线49的前端之间具有连结部54，并用作通用引线55A、55B、55C、55D。该通用引线55A等由于利用连结部54连结，故电位为通用电位(接地电位)。
图6(A)是说明本实施例的混合集成电路装置的剖面图，图6(B)是说明本实施例的混合集成电路装置的平面图。
如图6(A)所示，在衬底41整面上形成绝缘树脂42后，在树脂42上形成复杂的电路，通过外部连接用端子48将外部引线49粘接在衬底41上。通过使用热硬性树脂的传递模模制，形成树脂密封体51。热硬性树脂粘性低且硬化温度低于焊料(焊锡等)50的熔点例如183℃。由此，例如直径约40um左右的Al细线不会因传递模模制时热硬性树脂的流入而躺倒、断线或折曲。
在本实施例中，衬底41的冲切面56侧配置于树脂密封体51的背面57侧。也就是说，在衬底41的冲切面56的相对面58侧形成导电通路43a等。在衬底41的冲切面56侧形成冲切衬底41时的曲面59。在传递模模制时，自衬底41的底面充填树脂，此时，利用衬底41的曲面59可流畅地充填树脂。
如图6(B)所示，孔52形成于衬底41的外周部53(参照图5(A))即衬底41上未形成电路等的部分。由于孔52形成于衬底41的外周部53且形成于绝缘树脂42之上，故形成品质、耐湿性方面没有问题的结构。而且，外周部53是为一个个印刷衬底41时确保与电路区域的距离而设置的。因而，该外周部53为静区，将此处有效利用为在传递模模制时固定衬底41的销的抵接区域，故由此具有可有效利用安装区域的优点。
在本实施例中，由于使用导热系数好的衬底作为衬底41，故可将衬底41整体活用作散热器，可防止安装的元件的热量上升。而且，由于产生的热量可通过衬底41散热到外部。故本实施例与基于引线架的半导体装置相比，由于金属衬底41被直接模制，因此散热性能好，可改善电路特性。
图7是说明本实施例的混合集成电路装置的立体图；
如图7所示，自树脂密封体51的单侧突出的外部引线49分别弯曲整形，形成鸥翼状。此时，通用引线55A等也形成鸥翼形状，连结部54位于通用引线55A等的垂直部分。然后，如实施例1的图4所示，外部引线49由焊料(焊锡等)固定安装在印刷线路板的对应印刷配线上。
然后，如实施例1所述，在通用引线55A等中，在引线间的空间通过连结部54附着焊料(焊锡等)50，进行桥接。这一点利用焊料(焊锡等)50的表面张力来实现。在通用引线55A等中，引线间由焊料(焊锡等)50充填，作为一个大的引线起作用。
根据该结构，外部引线49的通用引线55A等表面积增大且形成得较厚。且有源元件45或无源元件46产生的热量自衬底41向由焊料(焊锡等)50桥接的通用引线55A等传递。然后，产生的热量散热到树脂密封体51的外部。
另外，在实施例2中，就自衬底的单侧延伸设置外部引线的情况进行了说明，但不限于这种情况。例如在自衬底的相对的两侧延伸设置外部引线的情况下，也可以提高上述的散热性能。另外，只要在本发明的要旨范围内，即可进行各种变更。
在本发明的半导体装置中，将集成电路芯片固定安装在岛上，利用通用引线、连结部及桥接该通用引线问的焊料可高效地将集成电路芯片产生的热量排出到树脂密封体的外部。根据该结构，可防止集成电路芯片或半导体装置自身热损坏。
在本发明的半导体装置中，即使在引线多针化的情况下或由极薄的金属板构成多针化的情况下，也可以得到由桥接的焊料增大通用引线的宽度的效果。可等效地加厚通用引线的厚度，提高散热性能。
在本发明的半导体装置中，通过将单独引线和通用引线形成鸥翼形状，可在通用引线的弯曲部附着大量的焊料。由此可利用焊料的表面张力，实现在由焊料固定安装通用引线和印刷配线时，容易桥接通用引线之间的结构。
在本发明的混合集成电路装置中，在金属衬底上面形成绝缘树脂。在该树脂上面形成导电图案，固定有源元件或无源元件，覆盖它们形成树脂密封体。有源元件或无源元件产生的热量除通过金属衬底散热外，还可通过自树脂密封体露出的外部引线散热。此时，通过在外部引线中形成通用引线，可进一步提高散热性能。

Claims (8)

1、一种半导体装置，其包括：岛，其固定安装半导体元件；多个单独引线，其前端部延伸设置到该岛的附近；多个通用引线，其连结在所述岛上；树脂密封体，其用树脂模制所述半导体元件、所述岛、所述单独引线及所述通用引线，其特征在于：在自所述树脂密封体露出的所述通用引线上设有连结部。
2、如权利要求1所述的半导体装置，其特征在于：在将所述通用引线利用导电性粘接剂固定安装在配线部时，所述通用引线在所述连结部和所述配线部之间由所述导电性粘接剂桥接。
3、如权利要求1所述的半导体装置，其特征在于：所述通用引线连结在所述岛的两侧。
4、如权利要求1所述的半导体装置，其特征在于：所述通用引线整形为鸥翼形状。
5、一种混合集成电路装置，其包括：导电图案，其至少设于混合集成电路衬底的表面上；半导体元件或无源元件，其固定安装在所述导电图案上；引线，其与所述导电图案连接，并形成输出或输入，延伸设置在外部；树脂密封体，其由利用传递模模制覆盖所述衬底的至少表面的热硬性树脂构成，其特征在于：所述引线在自所述树脂密封体露出的区域具有利用连结部连结的通用引线。
6、如权利要求5所述的混合集成电路装置，其特征在于：在将所述通用引线利用导电性粘接剂固定安装在配线部时，所述通用引线在所述连结部和所述配线部之间由所述导电性粘接剂桥接。
7、如权利要求5所述的混合集成电路装置，其特征在于：所述通用引线整形为鸥翼形状。
8、如权利要求5所述的混合集成电路装置，其特征在于：所述衬底由金属衬底构成，所述衬底自形成所述导电图案的面的相对面冲切，该冲切面配置在所述树脂密封体的背面侧。
CNB2004100617046A 2003-07-01 2004-06-30 半导体装置及混合集成电路装置 Expired - Fee Related CN100346476C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP189633/03 2003-07-01
JP189633/2003 2003-07-01
JP2003189633A JP4326275B2 (ja) 2003-07-01 2003-07-01 半導体装置

Publications (2)

Publication Number Publication Date
CN1577826A true CN1577826A (zh) 2005-02-09
CN100346476C CN100346476C (zh) 2007-10-31

Family

ID=34187786

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100617046A Expired - Fee Related CN100346476C (zh) 2003-07-01 2004-06-30 半导体装置及混合集成电路装置

Country Status (5)

Country Link
US (1) US7102211B2 (zh)
JP (1) JP4326275B2 (zh)
KR (1) KR100585896B1 (zh)
CN (1) CN100346476C (zh)
TW (1) TWI267147B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100461554C (zh) * 2004-02-12 2009-02-11 雅斯高股份有限公司 分立电子组件和相关装配方法
CN107709226A (zh) * 2015-04-28 2018-02-16 伊文萨思公司 将侧表面触件耦合到电路平台

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101340512B1 (ko) * 2006-12-01 2013-12-12 삼성디스플레이 주식회사 반도체 칩 패키지 및 이를 포함하는 인쇄 회로 기판어셈블리
US8116102B2 (en) * 2007-12-26 2012-02-14 Infineon Technologies Ag Integrated circuit device and method of producing
JP5634033B2 (ja) * 2008-08-29 2014-12-03 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー 樹脂封止型半導体装置とその製造方法
DE102010002950A1 (de) * 2010-03-17 2011-09-22 Robert Bosch Gmbh Schaltungsanordnung und zugehöriges steuergerät für ein kraftfahrzeug
DE102010002945A1 (de) * 2010-03-17 2011-09-22 Robert Bosch Gmbh Schaltungsanordnung und zugehöriges steuergerät für ein kraftfahrzeug
JP5755186B2 (ja) * 2012-06-25 2015-07-29 三菱電機株式会社 半導体装置の製造方法および半導体装置
US11437304B2 (en) 2014-11-06 2022-09-06 Semiconductor Components Industries, Llc Substrate structures and methods of manufacture
US9397017B2 (en) 2014-11-06 2016-07-19 Semiconductor Components Industries, Llc Substrate structures and methods of manufacture
US9408301B2 (en) 2014-11-06 2016-08-02 Semiconductor Components Industries, Llc Substrate structures and methods of manufacture

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1195782A (en) * 1981-07-06 1985-10-22 Mikio Nishikawa Lead frame for plastic encapsulated semiconductor device
US4965654A (en) * 1989-10-30 1990-10-23 International Business Machines Corporation Semiconductor package with ground plane
JP2536436B2 (ja) * 1993-11-19 1996-09-18 日本電気株式会社 モ―ルド型半導体装置
US6011694A (en) * 1996-08-01 2000-01-04 Fuji Machinery Mfg. & Electronics Co., Ltd. Ball grid array semiconductor package with solder ball openings in an insulative base
US6159764A (en) * 1997-07-02 2000-12-12 Micron Technology, Inc. Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages
US5903050A (en) * 1998-04-30 1999-05-11 Lsi Logic Corporation Semiconductor package having capacitive extension spokes and method for making the same
KR100411206B1 (ko) * 2001-02-19 2003-12-18 삼성전자주식회사 반도체 패키지

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100461554C (zh) * 2004-02-12 2009-02-11 雅斯高股份有限公司 分立电子组件和相关装配方法
CN107709226A (zh) * 2015-04-28 2018-02-16 伊文萨思公司 将侧表面触件耦合到电路平台
CN107709226B (zh) * 2015-04-28 2020-05-15 伊文萨思公司 将侧表面触件耦合到电路平台

Also Published As

Publication number Publication date
TW200503124A (en) 2005-01-16
JP4326275B2 (ja) 2009-09-02
CN100346476C (zh) 2007-10-31
US7102211B2 (en) 2006-09-05
KR100585896B1 (ko) 2006-06-07
US20050236706A1 (en) 2005-10-27
JP2005026415A (ja) 2005-01-27
TWI267147B (en) 2006-11-21
KR20050004007A (ko) 2005-01-12

Similar Documents

Publication Publication Date Title
US7161190B2 (en) Semiconductor light-emitting device and method of manufacturing the same
CN100346476C (zh) 半导体装置及混合集成电路装置
US20060249835A1 (en) Package for receiving electronic parts, and electronic device and mounting structure thereof
CN1873967A (zh) 布线基板、半导体装置及显示模块
WO2011136358A1 (ja) Ｌｅｄモジュール
CN112997407B (zh) 采用引线框架和薄介电层掩膜焊垫限定的低电感激光驱动器封装
CN102148316A (zh) 采用电表面安装的发光晶片封装
CN1043828A (zh) 半导体器件的制造方法
US20140225152A1 (en) Wiring board and light emitting device using same, and manufacturing method for both
EP2490259A2 (en) Light-Emitting Device Package and Method of Manufacturing the Same
US20230207440A1 (en) Semiconductor device
KR101555300B1 (ko) 외부 본딩 영역을 구비하는 반도체 파워 모듈 패키지
CN111261598A (zh) 封装结构及其适用的电源模块
US11581230B2 (en) Power semiconductor module and a method for producing a power semiconductor module
KR102490612B1 (ko) 전력용 반도체 모듈
US11942449B2 (en) Semiconductor arrangement and method for producing the same
CN1521841A (zh) 半导体器件
CN1725462A (zh) 半导体器件及半导体器件的制造方法
CN111816633A (zh) 半导体装置及半导体装置的制造方法
US20220005708A1 (en) Base Plate for a Semiconductor Module Arrangement and Method for Producing a Base Plate
US20060145312A1 (en) Dual flat non-leaded semiconductor package
CN111900135A (zh) 功率半导体模块装置
WO2024053333A1 (ja) 半導体装置
EP4084062A1 (en) Power semiconductor module arrangement
US20240030080A1 (en) Semiconductor device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20161121

Address after: Arizona, USA

Patentee after: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Address before: Osaka Japan

Patentee before: Sanyo Electric Co.,Ltd.

Patentee before: Semiconductor component industry LLC

Patentee before: Kanto Sanyo Semiconductors Co.

Effective date of registration: 20161121

Address after: Fribourg

Patentee after: Semiconductor component industry LLC

Patentee after: Kanto Sanyo Semiconductors Co.

Address before: Osaka Japan

Patentee before: Sanyo Electric Co.,Ltd.

Patentee before: Kanto Sanyo Semiconductors Co.

CP01 Change in the name or title of a patent holder

Address after: Arizona, USA

Patentee after: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Address before: Arizona, USA

Patentee before: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

CP01 Change in the name or title of a patent holder
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20071031

Termination date: 20210630

CF01 Termination of patent right due to non-payment of annual fee